Index: branch/DUBOIS/sp4a12/main.c
===================================================================
--- branch/DUBOIS/sp4a12/main.c	(nonexistent)
+++ branch/DUBOIS/sp4a12/main.c	(revision 541)
@@ -0,0 +1,137 @@
+#include <stdio.h>
+#include <stdlib.h>
+#include <strings.h>
+#include "trame.h"
+
+ 
+
+/*Trames de tests � modifier si n�cessaire.*/
+char * trames[]=  {"$GPGSV,3,2,10,15,03,077,,18,04,041,42,19,85,271,,20,08,214,*7C",
+                    "$GPGSV,3,3,10,22,39,053,50,28,15,320,*7E",
+                    "$GPRMC,141914.00,A,4545.6424,N,00306.6036,E,0.4,99.4,010206,,*0C",
+                    "$GPGLL,4545.6424,N,00306.6036,E,141914.00,A*0E",
+                    "$GPGGA,141914.00,4545.0000,N,00306.6036,E,1,05,3.4,499.3,M,,M,,*7D",
+                    "$GPGSA,A,3,,03,,22,14,,01,,18,,,,3.9,3.4,1.9*39",
+                    "$GPVTG,99.4,T,,M,0.4,N,0.7,K*57",
+                    "$GPZDA,141914.00,01,02,2006,00,00*69",
+                    0};
+
+ 
+ 
+int trame_cmp(char* trame,char*b){      
+int k=0;    //Initialisation des variables     
+int verif = 1;     
+int j;       
+while(b[k] != NULL){ //Calcul de la taille de la chaine type       
+  k++;    
+   }  
+     for(j=0; j<k; j++){     //On v�rifie que les premiers caract�res sont identiques      
+	    if (trame[j+1] != b[j]){          
+		   verif = 0;     
+		   	}   
+			     }    
+		  return verif;           //On retourne, 1 c'est valid�, 0 c'est pas valid�. } 
+	}
+
+
+ 
+
+/*Fonction � modifier !!!!!*/
+void traitement(char * trame)
+{
+    static int cpt=0;
+    cpt++;
+    if(trame_cmp(trame,"GPGGA"))
+    printf ("> %s\n",trame);
+}
+
+ 
+ int decode_int(char c){
+ 	int i;
+ 	if(c>='0'&&c<='9'){
+ 		i=c-48;
+	 }
+	 else
+	 i=-1;
+	 
+	 return i;
+ }
+ 
+ 
+/*Ajouter vos tests unitaires dans cette fonction.*/
+void tests_unitaires(void){
+	
+    if (5!=5){
+        printf ("Erreur Test unitaire basique.\n");
+        exit(-1);
+    }
+    
+    if (trame_cmp("$GPGGA suite chaine","GPGGA")!=1){
+        printf ("Erreur Test unitaire trame_cmp.\n");
+        exit(-1);
+    }
+    if (trame_cmp("$GPRMC suite chaine","GPGGA")!=0){
+        printf ("Erreur Test unitaire trame_cmp.\n");
+        exit(-1);
+    }
+    if (trame_cmp("$GPRMC... ", "GPRMC" )!=1){
+        printf ("Erreur Test unitaire trame_cmp.\n");
+        exit(-1);
+    }
+    if (trame_cmp("$APRMC...", "GPGGA")!=0){
+        printf ("Erreur Test unitaire trame_cmp.\n");
+        exit(-1);
+    }
+    
+}
+
+ void test_decode_int(void){
+ 	if(decode_int('a')==1){
+ 		printf("Erreur test unitaire test_decode\n");
+ 		exit(-1);
+	 }
+	if(decode_int('0')==1){
+ 		printf("test unitaire test_decode\n");
+ 		exit(-1);
+	 }
+	if(decode_int('0')!=1){
+ 		printf("Erreur test unitaire test_decode\n");
+ 		exit(-1);
+	 }
+	if(decode_int('3')!=1){
+ 		printf("Erreur test unitaire test_decode\n");
+ 		exit(-1);
+	 }
+ }
+
+/* Ne pas modifier cette fonction*/
+int main(int argc,char ** argv)
+{
+
+ 
+
+    tests_unitaires();
+    test_decode_int();
+
+ 
+
+    /*Affichage des trames definies dans la table trames.*/
+    printf ("Trames de tests tableau trames:\n");
+    int i=0;
+    while (trames[i])
+        traitement(trames[i++]);
+
+ 
+
+    if (!trame_init())
+        exit(-1);
+    /* Affichage des trames du fichier gps.log*/
+    char *trame;
+    printf ("Trames de tests du fichier gps.log\n");
+    while  ((trame = trame_suivante()))
+        traitement(trame);
+
+ 
+
+    return 0;
+}
Index: branch/DUBOIS/sp4a12/gps.log
===================================================================
--- branch/DUBOIS/sp4a12/gps.log	(nonexistent)
+++ branch/DUBOIS/sp4a12/gps.log	(revision 541)
@@ -0,0 +1,111 @@
+$GPGSV,3,2,10,15,03,077,,18,04,041,42,19,85,271,,20,08,214,*7C
+$GPGSV,3,3,10,22,39,053,50,28,15,320,*7E
+$GPRMC,141914.00,A,4545.6424,N,00306.6036,E,0.4,99.4,010206,,*0C
+$GPGLL,4545.6424,N,00306.6036,E,141914.00,A*0E
+$GPGGA,141914.00,4545.0000,N,00306.6036,E,1,05,3.4,499.3,M,,M,,*79
+$GPGSA,A,3,,03,,22,14,,01,,18,,,,3.9,3.4,1.9*39
+$GPVTG,99.4,T,,M,0.4,N,0.7,K*57
+$GPZDA,141914.00,01,02,2006,00,00*69
+$GPGSV,3,1,10,01,13,142,46,03,48,144,47,11,41,277,,14,27,104,42*75
+$GPGSV,3,2,10,15,03,077,,18,04,041,41,19,85,271,,20,08,214,*7F
+$GPGSV,3,3,10,22,39,053,48,28,15,320,*77
+$GPRMC,141915.00,A,4545.6423,N,00306.6039,E,0.6,110.2,010206,,*31
+$GPGLL,4545.6423,N,00306.6039,E,141915.00,A*07
+$GPGGA,141915.00,4545.0242,N,00306.6039,E,1,05,3.4,499.5,M,,M,,*75
+$GPGSA,A,3,,03,,22,14,,01,,18,,,,3.9,3.4,1.9*39
+$GPVTG,110.2,T,,M,0.6,N,1.2,K*67
+$GPZDA,141915.00,01,02,2006,00,00*68
+$GPGSV,3,1,10,01,13,142,45,03,48,144,47,11,41,277,,14,27,104,41*75
+$GPGSV,3,2,10,15,03,077,,18,04,041,42,19,85,271,,20,08,214,*7C
+$GPGSV,3,3,10,22,39,053,49,28,15,320,*76
+$GPRMC,141916.00,A,4545.6422,N,00306.6037,E,0.1,211.1,010206,,*3B
+$GPGLL,4545.6422,N,00306.6037,E,141916.00,A*0B
+$GPGGA,141916.00,4545.0484,N,00306.6037,E,1,05,3.4,500.0,M,,M,,*70
+$GPGSA,A,3,,03,,22,14,,01,,18,,,,3.9,3.4,1.9*39
+$GPVTG,211.1,T,,M,0.1,N,0.2,K*60
+$GPZDA,141916.00,01,02,2006,00,00*6B
+$GPGSV,3,1,10,01,13,142,45,03,48,144,48,11,41,277,,14,27,104,43*78
+$GPGSV,3,2,10,15,03,077,,18,04,041,44,19,85,271,,20,08,214,*7A
+$GPGSV,3,3,10,22,39,053,48,28,15,320,*77
+$GPRMC,141917.00,A,4545.6422,N,00306.6039,E,0.3,122.3,010206,,*37
+$GPGLL,4545.6422,N,00306.6039,E,141917.00,A*04
+$GPGGA,141917.00,4545.0726,N,00306.6039,E,1,05,3.4,499.6,M,,M,,*73
+$GPGSA,A,3,,03,,22,14,,01,,18,,,,3.9,3.4,1.9*39
+$GPVTG,122.3,T,,M,0.3,N,0.5,K*64
+$GPZDA,141917.00,01,02,2006,00,00*6A
+$GPGSV,3,1,10,01,13,142,45,03,48,144,46,11,41,277,,14,27,104,41*74
+$GPGSV,3,2,10,15,03,077,,18,04,041,42,19,85,271,,20,08,214,*7C
+$GPGSV,3,3,10,22,39,053,48,28,15,320,*77
+$GPRMC,141918.00,A,4545.6421,N,00306.6034,E,0.5,252.2,010206,,*35
+$GPGLL,4545.6421,N,00306.6034,E,141918.00,A*05
+$GPGGA,141918.00,4545.0968,N,00306.6034,E,1,05,3.4,498.8,M,,M,,*7A
+$GPGSA,A,3,,03,,22,14,,01,,18,,,,3.9,3.4,1.9*39
+$GPVTG,252.2,T,,M,0.5,N,1.0,K*63
+$GPZDA,141918.00,01,02,2006,00,00*65
+$GPGSV,3,1,10,01,13,142,45,03,48,144,48,11,41,277,,14,27,104,42*79
+$GPGSV,3,2,10,15,03,077,,18,04,041,42,19,85,271,,20,08,214,*7C
+$GPGSV,3,3,10,22,38,053,49,28,15,320,*77
+$GPRMC,141919.00,A,4545.6420,N,00306.6040,E,0.6,95.2,010206,,*0C
+$GPGLL,4545.6420,N,00306.6040,E,141919.00,A*06
+$GPGGA,141919.00,4545.1210,N,00306.6040,E,1,05,3.4,500.2,M,,M,,*77
+$GPGSA,A,3,,03,,22,14,,01,,18,,,,3.9,3.4,1.9*39
+$GPVTG,95.2,T,,M,0.6,N,1.2,K*5B
+$GPZDA,141919.00,01,02,2006,00,00*64
+$GPGSV,3,1,10,01,13,142,46,03,48,144,49,11,41,277,,14,27,104,42*7B
+$GPGSV,3,2,10,15,03,077,,18,04,041,43,19,85,271,,20,08,214,*7D
+$GPGSV,3,3,10,22,38,053,49,28,15,320,*77
+$GPRMC,141920.00,A,4545.6419,N,00306.6039,E,0.2,133.1,010206,,*38
+$GPGLL,4545.6419,N,00306.6039,E,141920.00,A*08
+$GPGGA,141920.00,4545.1410,N,00306.6039,E,1,05,3.4,500.0,M,,M,,*77
+$GPGSA,A,3,,03,,22,14,,01,,18,,,,3.9,3.4,1.9*39
+$GPVTG,133.1,T,,M,0.2,N,0.4,K*66
+$GPZDA,141920.00,01,02,2006,00,00*6E
+$GPGSV,3,1,10,01,13,142,45,03,48,144,46,11,41,277,,14,27,104,43*76
+$GPGSV,3,2,10,15,03,077,,18,04,041,41,19,85,271,,20,08,214,*7F
+$GPGSV,3,3,10,22,38,053,50,28,15,320,*7F
+$GPRMC,141921.00,A,4545.6419,N,00306.6043,E,0.6,103.1,010206,,*33
+$GPGLL,4545.6419,N,00306.6043,E,141921.00,A*04
+$GPGGA,141921.00,4545.1610,N,00306.6043,E,1,05,3.4,499.8,M,,M,,*70
+$GPGSA,A,3,,03,,22,14,,01,,18,,,,3.9,3.4,1.9*39
+$GPVTG,103.1,T,,M,0.6,N,1.1,K*65
+$GPZDA,141921.00,01,02,2006,00,00*6F
+$GPGSV,3,1,10,01,13,142,46,03,48,144,48,11,41,277,,14,27,104,42*7A
+$GPGSV,3,2,10,15,03,077,,18,04,041,42,19,85,271,,20,08,214,*7C
+$GPGSV,3,3,10,22,38,053,48,28,15,320,*76
+$GPRMC,141922.00,A,4545.6418,N,00306.6046,E,0.7,96.9,010206,,*00
+$GPGLL,4545.6418,N,00306.6046,E,141922.00,A*03
+$GPGGA,141922.00,4545.1810,N,00306.6046,E,1,05,3.4,500.6,M,,M,,*77
+$GPGSA,A,3,,03,,22,14,,01,,18,,,,3.9,3.4,1.9*39
+$GPVTG,96.9,T,,M,0.7,N,1.3,K*53
+$GPZDA,141922.00,01,02,2006,00,00*6C
+$GPGSV,3,1,10,01,13,142,47,03,48,144,46,11,41,277,,14,27,104,43*74
+$GPGSV,3,2,10,15,03,077,,18,04,041,43,19,85,271,,20,08,214,*7D
+$GPGSV,3,3,10,22,38,053,48,28,15,320,*76
+$GPRMC,141923.00,A,4545.6417,N,00306.6046,E,0.3,113.6,010206,,*39
+$GPGLL,4545.6417,N,00306.6046,E,141923.00,A*0D
+$GPGGA,141923.00,4545.2010,N,00306.6046,E,1,05,3.4,500.6,M,,M,,*7D
+$GPGSA,A,3,,03,,22,14,,01,,18,,,,3.9,3.4,1.9*39
+$GPVTG,113.6,T,,M,0.3,N,0.7,K*61
+$GPZDA,141923.00,01,02,2006,00,00*6D
+$GPGSV,3,1,10,01,13,142,45,03,48,144,47,11,41,277,,14,27,104,41*75
+$GPGSV,3,2,10,15,03,077,,18,04,041,43,19,85,271,,20,08,214,*7D
+$GPGSV,3,3,10,22,38,053,49,28,15,320,*77
+$GPRMC,141924.00,A,4545.6416,N,00306.6044,E,0.2,197.7,010206,,*31
+$GPGLL,4545.6416,N,00306.6044,E,141924.00,A*09
+$GPGGA,141924.00,4545.2210,N,00306.6044,E,1,05,3.4,500.5,M,,M,,*79
+$GPGSA,A,3,,03,,22,14,,01,,18,,,,3.9,3.4,1.9*39
+$GPVTG,197.7,T,,M,0.2,N,0.4,K*6E
+$GPZDA,141924.00,01,02,2006,00,00*6A
+$GPGSV,3,1,10,01,13,142,45,03,48,144,47,11,41,277,,14,27,104,40*74
+$GPGSV,3,2,10,15,03,077,,18,04,041,43,19,85,271,,20,08,214,*7D
+$GPGSV,3,3,10,22,38,053,49,28,15,320,*77
+$GPRMC,141925.00,A,4545.6415,N,00306.6046,E,0.2,130.8,010206,,*33
+$GPGLL,4545.6415,N,00306.6046,E,141925.00,A*09
+$GPGGA,141925.00,4545.2410,N,00306.6046,E,1,05,3.4,501.4,M,,M,,*7C
+$GPGSA,A,3,,03,,22,14,,01,,18,,,,3.9,3.4,1.9*39
+$GPVTG,130.8,T,,M,0.2,N,0.5,K*6D
+$GPZDA,141925.00,01,02,2006,00,00*6B
+$GPGSV,3,1,10,01,13,142,45,03,48,144,47,11,41,277,,14,27,104,40*74
+$GPGSV,3,2,10,15,03,077,,18,04,041,41,19,85,271,,20,08,214,*7F
+$GPGSV,3,3,10,22,38,053,47,28,15,320,*79
+$GPRMC,141926.�E,0.2,260.8,010206,,*34
Index: branch/DUBOIS/sp4a12/trame.c
===================================================================
--- branch/DUBOIS/sp4a12/trame.c	(nonexistent)
+++ branch/DUBOIS/sp4a12/trame.c	(revision 541)
@@ -0,0 +1,28 @@
+/* Fichier trames.c - Gestion et decodage des trames */
+/* Ce fichier sera fourni */
+
+#include <stdio.h>
+#include <stdlib.h>
+#include "trame.h"
+
+#define FICHIER_TRAMES "gps.log"  /* Par exemple */
+
+#define MAX_FRAME_LENGTH 80
+
+static char trame_buf[MAX_FRAME_LENGTH];
+static FILE *trame_fic;
+
+int trame_init(void)
+{
+    trame_fic = fopen(FICHIER_TRAMES, "r");
+    if (trame_fic)
+        return 1;
+
+    fprintf(stderr, "Impossible d'ouvrir le fichier %s\n", FICHIER_TRAMES);
+    return 0;
+}
+
+char *trame_suivante(void)
+{
+  return fgets(trame_buf, MAX_FRAME_LENGTH-1, trame_fic);
+}
Index: branch/DUBOIS/sp4a12/sp4a.cbp
===================================================================
--- branch/DUBOIS/sp4a12/sp4a.cbp	(nonexistent)
+++ branch/DUBOIS/sp4a12/sp4a.cbp	(revision 541)
@@ -0,0 +1,37 @@
+<?xml version="1.0" encoding="UTF-8" standalone="yes" ?>
+<CodeBlocks_project_file>
+	<FileVersion major="1" minor="6" />
+	<Project>
+		<Option title="sp4a" />
+		<Option pch_mode="2" />
+		<Option compiler="gcc" />
+		<Build>
+			<Target title="Debug">
+				<Option output="sp4a" prefix_auto="1" extension_auto="1" />
+				<Option object_output=".\debug" />
+				<Option type="1" />
+				<Option compiler="gcc" />
+				<Compiler>
+					<Add option="-g" />
+				</Compiler>
+			</Target>
+		</Build>
+		<Compiler>
+			<Add option="-Wall" />
+		</Compiler>
+		<Unit filename="gps.log" />
+		<Unit filename="main.c">
+			<Option compilerVar="CC" />
+		</Unit>
+		<Unit filename="trame.c">
+			<Option compilerVar="CC" />
+		</Unit>
+		<Unit filename="trame.h" />
+		<Extensions>
+			<code_completion />
+			<envvars />
+			<debugger />
+			<lib_finder disable_auto="1" />
+		</Extensions>
+	</Project>
+</CodeBlocks_project_file>
Index: branch/DUBOIS/sp4a12/trame.h
===================================================================
--- branch/DUBOIS/sp4a12/trame.h	(nonexistent)
+++ branch/DUBOIS/sp4a12/trame.h	(revision 541)
@@ -0,0 +1,3 @@
+
+int trame_init(void);
+char * trame_suivante(void);
Index: branch/DUBOIS/sfr32c87.h
===================================================================
--- branch/DUBOIS/sfr32c87.h	(nonexistent)
+++ branch/DUBOIS/sfr32c87.h	(revision 541)
@@ -0,0 +1,6446 @@
+/************************************************************************************
+*                                                                                   *
+*   File name : sfr32c87.h                                                          *
+*   Contents  : Definition of M32C/87 Group SFR                                     *
+*                                                                                   *
+*   Copyright, 2003 RENESAS TECHNOLOGY CORPORATION                                  *
+*                   AND RENESAS SOLUTIONS CORPORATION                               *
+*                                                                                   *
+*   Note      :                                                                     *
+*                                                                                   *
+*   Version   : Ver 0.01 (04-09-23) Preliminary                                     *
+*                       These data made based on M32C/85 Group H/W Manual Rev.0.30  *
+*   Version   : Ver 0.02 (04-12-02) Preliminary                                     *
+*   Version   : Ver 0.03 (04-12-22) Preliminary                                     *
+*   Version   : Ver 0.04 (05-12-08) Preliminary                                     *
+*   Version   : Ver 0.05 (06-01-23) Preliminary                                     *
+*                                                                                   *
+*************************************************************************************/
+/*
+  note:
+    This data is a freeware that SFR for M32C/87 group are described.
+    RENESAS TECHNOLOGY CORPORATION and RENESAS SOLUTIONS CORPORATION assume
+    no responsibility for any damage that occurred by this data.
+*/
+
+/************************************************************************
+*   declare SFR address                                                 *
+************************************************************************/
+#pragma ADDRESS     pm0_addr    0004H       /* Processor mode register 0 */
+#pragma ADDRESS     pm1_addr    0005H       /* Processor mode register 1 */
+#pragma ADDRESS     cm0_addr    0006H       /* System clock control register 0 */
+#pragma ADDRESS     cm1_addr    0007H       /* System clock control register 1 */
+
+#pragma ADDRESS     aier_addr   0009H       /* Address match interrupt enable register */
+#pragma ADDRESS     prcr_addr   000aH       /* Protect register */
+#pragma ADDRESS     ds_addr     000bH       /* External data bus width control register */
+#pragma ADDRESS     mcd_addr    000cH       /* Main clock division register */
+#pragma ADDRESS     cm2_addr    000dH       /* Oscillation stop detect register */
+#pragma ADDRESS     wdts_addr   000eH       /* Watchdog timer start register */
+#pragma ADDRESS     wdc_addr    000fH       /* Watchdog timer control register */
+#pragma ADDRESS     rmad0_addr  0010H       /* Address match interrupt register 0 */
+#pragma ADDRESS     pm2_addr    0013H       /* Processor mode register 2 */
+#pragma ADDRESS     rmad1_addr  0014H       /* Address match interrupt register 1 */
+#pragma ADDRESS     vcr2_addr   0017H       /* Voltage detection register 2 */
+#pragma ADDRESS     rmad2_addr  0018H       /* Address match interrupt register 2 */
+#pragma ADDRESS     vcr1_addr   001bH       /* Voltage detection register 1 */
+#pragma ADDRESS     rmad3_addr  001cH       /* Address match interrupt register 3 */
+
+
+#pragma ADDRESS     plc_addr    0026H       /* PLL control register */
+#pragma ADDRESS     plc0_addr   0026H       /* PLL control register 0 */
+#pragma ADDRESS     plc1_addr   0027H       /* PLL control register 1 */
+#pragma ADDRESS     rmad4_addr  0028H       /* Address match interrupt register 4 */
+
+#pragma ADDRESS     rmad5_addr  002CH       /* Address match interrupt register 5 */
+#pragma ADDRESS     d4int_addr  002FH       /* Voltage down detect interrupt register */
+
+
+#pragma ADDRESS     rmad6_addr  0038H       /* Address match interrupt register 6 */
+#pragma ADDRESS     rmad7_addr  003CH       /* Address match interrupt register 7 */
+
+
+#pragma ADDRESS     ewcr0_addr  0048H       /* External space wait control register 0 */
+#pragma ADDRESS     ewcr1_addr  0049H       /* External space wait control register 1 */
+#pragma ADDRESS     ewcr2_addr  004AH       /* External space wait control register 2 */
+#pragma ADDRESS     ewcr3_addr  004BH       /* External space wait control register 3 */
+
+
+#pragma ADDRESS     fmr1_addr   0055H       /* Flash Memory Control Register 1 */
+
+#pragma ADDRESS     fmr_addr    0057H       /* Flash memory control register 0 */
+#pragma ADDRESS     fmr0_addr   0057H       /* Flash memory control register 0 */
+
+
+#pragma ADDRESS     dm0ic_addr  0068H       /* DMA0 interrupt control register */
+#pragma ADDRESS     tb5ic_addr  0069H       /* Timer B5 interrupt register */
+#pragma ADDRESS     dm2ic_addr  006aH       /* DMA2 interrupt register */
+#pragma ADDRESS     s2ric_addr  006bH       /* UART2 receive/ack interrupt control register */
+#pragma ADDRESS     ta0ic_addr  006cH       /* Timer A0 interrupt control register */
+#pragma ADDRESS     s3ric_addr  006dH       /* UART3 receive/ack interrupt control register */
+#pragma ADDRESS     ta2ic_addr  006eH       /* Timer A2 interrupt control register */
+#pragma ADDRESS     s4ric_addr  006fH       /* UART4 receive/ack interrupt control register */
+#pragma ADDRESS     ta4ic_addr  0070H       /* Timer A4 interrupt control register */
+#pragma ADDRESS     bcn0ic_addr 0071H       /* Bus collision (UART0) interrupt control register */
+#pragma ADDRESS     bcn3ic_addr 0071H       /* Bus collision (UART3) interrupt control register */
+#pragma ADDRESS     s0ric_addr  0072H       /* UART0 receive interrupt control register */
+#pragma ADDRESS     ad0ic_addr  0073H       /* A/D0 conversion interrupt control register */
+#pragma ADDRESS     s1ric_addr  0074H       /* UART1 receive interrupt control register */
+#pragma ADDRESS     iio0ic_addr 0075H       /* Intelligent I/O interrupt control register 0 */
+#pragma ADDRESS     can3ic_addr 0075H       /* CAN interrupt 3 control register */
+#pragma ADDRESS     tb1ic_addr  0076H       /* Timer B1 interrupt control register */
+#pragma ADDRESS     iio2ic_addr 0077H       /* Intelligent I/O interrupt control register 2 */
+#pragma ADDRESS     tb3ic_addr  0078H       /* Timer B3 interrupt control register */
+#pragma ADDRESS     iio4ic_addr 0079H       /* Intelligent I/O interrupt control register 4 */
+#pragma ADDRESS     int5ic_addr 007aH       /* INT5~ interrupt control register */
+#pragma ADDRESS     iio6ic_addr 007bH       /* Intelligent I/O interrupt control register 6 */
+#pragma ADDRESS     int3ic_addr 007cH       /* INT3~ interrupt control register */
+#pragma ADDRESS     iio8ic_addr 007dH       /* Intelligent I/O interrupt control register 8 */
+#pragma ADDRESS     int1ic_addr 007eH       /* INT1~ interrupt control register */
+#pragma ADDRESS     iio10ic_addr 007fH      /* Intelligent I/O interrupt control register 10 */
+#pragma ADDRESS     can1ic_addr 007fH       /* CAN Interrupt 1 Control Register */
+
+#pragma ADDRESS     iio11ic_addr 0081H      /* Intelligent I/O interrupt control register 11 */
+#pragma ADDRESS     can2ic_addr 0081H       /* CAN Interrupt 2 Control Register */
+
+
+#pragma ADDRESS     dm1ic_addr  0088H       /* DMA1 interrupt control register */
+#pragma ADDRESS     s2tic_addr  0089H       /* UART2 transmit/nack interrupt control register */
+#pragma ADDRESS     dm3ic_addr  008aH       /* DMA3 interrupt control register */
+#pragma ADDRESS     s3tic_addr  008bH       /* UART3 transmit/nack interrupt control register */
+#pragma ADDRESS     ta1ic_addr  008cH       /* Timer A1 interrupt control register */
+#pragma ADDRESS     s4tic_addr  008dH       /* UART4 transmit/nack interrupt control register */
+#pragma ADDRESS     ta3ic_addr  008eH       /* Timer A3 interrupt control register */
+#pragma ADDRESS     bcn2ic_addr 008fH       /* Bus collision (UART2) interrupt control register */
+#pragma ADDRESS     s0tic_addr  0090H       /* UART0 transmit interrupt control register */
+#pragma ADDRESS     bcn1ic_addr 0091H       /* Bus collision (UART1) interrupt control register*/
+#pragma ADDRESS     bcn4ic_addr 0091H       /* Bus collision (UART4) interrupt control register */
+#pragma ADDRESS     s1tic_addr  0092H       /* UART1 transmit interrupt control register */
+#pragma ADDRESS     kupic_addr  0093H       /* Key input interrupt control register */
+#pragma ADDRESS     tb0ic_addr  0094H       /* Timer B0 interrupt control register */
+#pragma ADDRESS     iio1ic_addr 0095H       /* Intelligent I/O interrupt control register 1 */
+#pragma ADDRESS     can4ic_addr 0095H       /* CAN Interrupt 4 Control Register */
+#pragma ADDRESS     tb2ic_addr  0096H       /* Timer B2 interrupt control register */
+#pragma ADDRESS     iio3ic_addr 0097H       /* Intelligent I/O interrupt control register 3 */
+#pragma ADDRESS     tb4ic_addr  0098H       /* Timer B4 interrupt control register */
+#pragma ADDRESS     iio5ic_addr 0099H       /* Intelligent I/O interrupt control register 5 */
+#pragma ADDRESS     can5ic_addr 0099H       /* CAN Interrupt 5 Control Register */
+#pragma ADDRESS     int4ic_addr 009aH       /* INT4~ interrupt control register */
+#pragma ADDRESS     iio7ic_addr 009bH       /* Intelligent I/O interrupt control register 7 */
+#pragma ADDRESS     int2ic_addr 009cH       /* INT2~ interrupt control register */
+#pragma ADDRESS     iio9ic_addr 009dH       /* Intelligent I/O interrupt control register 9 */
+#pragma ADDRESS     can0ic_addr 009dH       /* CAN0 Interrupt Control Register*/
+#pragma ADDRESS     int0ic_addr 009eH       /* INT0~ interrupt control register */
+#pragma ADDRESS     rlvl_addr   009fH       /* Exit priority register */
+#pragma ADDRESS     iio0ir_addr 00a0H       /* Interrupt request register 0 */
+#pragma ADDRESS     iio1ir_addr 00a1H       /* Interrupt request register 1 */
+#pragma ADDRESS     iio2ir_addr 00a2H       /* Interrupt request register 2 */
+#pragma ADDRESS     iio3ir_addr 00a3H       /* Interrupt request register 3 */
+#pragma ADDRESS     iio4ir_addr 00a4H       /* Interrupt request register 4 */
+#pragma ADDRESS     iio5ir_addr 00a5H       /* Interrupt request register 5 */
+#pragma ADDRESS     iio6ir_addr 00a6H       /* Interrupt request register 6 */
+#pragma ADDRESS     iio7ir_addr 00a7H       /* Interrupt request register 7 */
+#pragma ADDRESS     iio8ir_addr 00a8H       /* Interrupt request register 8 */
+#pragma ADDRESS     iio9ir_addr 00a9H       /* Interrupt request register 9 */
+#pragma ADDRESS     iio10ir_addr 00aaH      /* Interrupt request register 10 */
+#pragma ADDRESS     iio11ir_addr 00abH      /* Interrupt request register 11 */
+
+
+#pragma ADDRESS     iio0ie_addr 00b0H       /* Interrupt enable register 0 */
+#pragma ADDRESS     iio1ie_addr 00b1H       /* Interrupt enable register 1 */
+#pragma ADDRESS     iio2ie_addr 00b2H       /* Interrupt enable register 2 */
+#pragma ADDRESS     iio3ie_addr 00b3H       /* Interrupt enable register 3 */
+#pragma ADDRESS     iio4ie_addr 00b4H       /* Interrupt enable register 4 */
+#pragma ADDRESS     iio5ie_addr 00b5H       /* Interrupt enable register 5 */
+#pragma ADDRESS     iio6ie_addr 00b6H       /* Interrupt enable register 6 */
+#pragma ADDRESS     iio7ie_addr 00b7H       /* Interrupt enable register 7 */
+#pragma ADDRESS     iio8ie_addr 00b8H       /* Interrupt enable register 8 */
+#pragma ADDRESS     iio9ie_addr 00b9H       /* Interrupt enable register 9 */
+#pragma ADDRESS     iio10ie_addr 00baH      /* Interrupt enable register 10 */
+#pragma ADDRESS     iio11ie_addr 00bbH      /* Interrupt enable register 11 */
+
+
+#pragma ADDRESS     g0rb_addr   00e8H       /* SI/O receive buffer register 0 */
+#pragma ADDRESS     g0tb_addr   00eaH       /* Transmit buffer register 0 */
+#pragma ADDRESS     g0dr_addr   00eaH       /* Receive data register 0 */
+
+#pragma ADDRESS     g0ri_addr   00ecH       /* Receive input register 0 */
+#pragma ADDRESS     g0mr_addr   00edH       /* SI/O communication control register 0 */
+#pragma ADDRESS     g0to_addr   00eeH       /* Transmit output register 0 */
+#pragma ADDRESS     g0cr_addr   00efH       /* SI/O communication control register 0 */
+#pragma ADDRESS     g0cmp0_addr 00f0H       /* Data compare register 00 */
+#pragma ADDRESS     g0cmp1_addr 00f1H       /* Data compare register 01 */
+#pragma ADDRESS     g0cmp2_addr 00f2H       /* Data compare register 02 */
+#pragma ADDRESS     g0cmp3_addr 00f3H       /* Data compare register 03 */
+#pragma ADDRESS     g0msk0_addr 00f4H       /* Data mask register 00 */
+#pragma ADDRESS     g0msk1_addr 00f5H       /* Data mask register 01 */
+#pragma ADDRESS     ccs_addr    00f6H       /* Communication clock select register */
+
+#pragma ADDRESS     g0rcrc_addr 00f8H       /* Receive CRC code register 0 */
+#pragma ADDRESS     g0tcrc_addr 00faH       /* Transmit CRC code register 0 */
+#pragma ADDRESS     g0emr_addr  00fcH       /* SI/O expansion mode register 0 */
+#pragma ADDRESS     g0erc_addr  00fdH       /* SI/O expansion receive control register 0 */
+#pragma ADDRESS     g0irf_addr  00feH       /* SI/O special communication interrupt detect register 0 */
+#pragma ADDRESS     g0etc_addr  00ffH       /* SI/O expansion transmit control register 0 */
+#pragma ADDRESS     g1tm0_addr  0100H       /* Time measurement register 10 */
+#pragma ADDRESS     g1po0_addr  0100H       /* Waveform generate register 10 */
+#pragma ADDRESS     g1tm1_addr  0102H       /* Time measurement register 11 */
+#pragma ADDRESS     g1po1_addr  0102H       /* Waveform generate register 11 */
+#pragma ADDRESS     g1tm2_addr  0104H       /* Time measurement register 12 */
+#pragma ADDRESS     g1po2_addr  0104H       /* Waveform generate register 12 */
+#pragma ADDRESS     g1tm3_addr  0106H       /* Time measurement register 13 */
+#pragma ADDRESS     g1po3_addr  0106H       /* Waveform generate register 13 */
+#pragma ADDRESS     g1tm4_addr  0108H       /* Time measurement register 14 */
+#pragma ADDRESS     g1po4_addr  0108H       /* Waveform generate register 14 */
+#pragma ADDRESS     g1tm5_addr  010aH       /* Time measurement register 15 */
+#pragma ADDRESS     g1po5_addr  010aH       /* Waveform generate register 15 */
+#pragma ADDRESS     g1tm6_addr  010cH       /* Time measurement register 16 */
+#pragma ADDRESS     g1po6_addr  010cH       /* Waveform generate register 16 */
+#pragma ADDRESS     g1tm7_addr  010eH       /* Time measurement register 17 */
+#pragma ADDRESS     g1po7_addr  010eH       /* Waveform generate register 17 */
+#pragma ADDRESS     g1pocr0_addr 0110H      /* Waveform generate control register 10 */
+#pragma ADDRESS     g1pocr1_addr 0111H      /* Waveform generate control register 11 */
+#pragma ADDRESS     g1pocr2_addr 0112H      /* Waveform generate control register 12 */
+#pragma ADDRESS     g1pocr3_addr 0113H      /* Waveform generate control register 13 */
+#pragma ADDRESS     g1pocr4_addr 0114H      /* Waveform generate control register 14 */
+#pragma ADDRESS     g1pocr5_addr 0115H      /* Waveform generate control register 15 */
+#pragma ADDRESS     g1pocr6_addr 0116H      /* Waveform generate control register 16 */
+#pragma ADDRESS     g1pocr7_addr 0117H      /* Waveform generate control register 17 */
+#pragma ADDRESS     g1tmcr0_addr 0118H      /* Time measurement control register 10 */
+#pragma ADDRESS     g1tmcr1_addr 0119H      /* Time measurement control register 11 */
+#pragma ADDRESS     g1tmcr2_addr 011aH      /* Time measurement control register 12 */
+#pragma ADDRESS     g1tmcr3_addr 011bH      /* Time measurement control register 13 */
+#pragma ADDRESS     g1tmcr4_addr 011cH      /* Time measurement control register 14 */
+#pragma ADDRESS     g1tmcr5_addr 011dH      /* Time measurement control register 15 */
+#pragma ADDRESS     g1tmcr6_addr 011eH      /* Time measurement control register 16 */
+#pragma ADDRESS     g1tmcr7_addr 011fH      /* Time measurement control register 17 */
+#pragma ADDRESS     g1bt_addr    0120H      /* Base timer register 1 */
+#pragma ADDRESS     g1bcr0_addr  0122H      /* Base timer control register 10 */
+#pragma ADDRESS     g1bcr1_addr  0123H      /* Base timer control register 11 */
+#pragma ADDRESS     g1tpr6_addr  0124H      /* Time measurement prescaler register 16 */
+#pragma ADDRESS     g1tpr7_addr  0125H      /* Time measurement prescaler register 17 */
+#pragma ADDRESS     g1fe_addr    0126H      /* Function enable register 1 */
+#pragma ADDRESS     g1fs_addr    0127H      /* Function select register 1 */
+#pragma ADDRESS     g1rb_addr    0128H      /* SI/O receive buffer register 1 */
+#pragma ADDRESS     g1tb_addr    012aH      /* Transmit buffer register 1 */
+#pragma ADDRESS     g1dr_addr    012aH      /* Receive data register 1 */
+
+#pragma ADDRESS     g1ri_addr    012cH      /* Receive input register 1 */
+#pragma ADDRESS     g1mr_addr    012dH      /* SI/O communication mode register 1 */
+#pragma ADDRESS     g1to_addr    012eH      /* Transmit output register 1 */
+#pragma ADDRESS     g1cr_addr    012fH      /* SI/O communication control register 1 */
+#pragma ADDRESS     g1cmp0_addr  0130H      /* Data compare register 10 */
+#pragma ADDRESS     g1cmp1_addr  0131H      /* Data compare register 11 */
+#pragma ADDRESS     g1cmp2_addr  0132H      /* Data compare register 12 */
+#pragma ADDRESS     g1cmp3_addr  0133H      /* Data compare register 13 */
+#pragma ADDRESS     g1msk0_addr  0134H      /* Data mask register 10 */
+#pragma ADDRESS     g1msk1_addr  0135H      /* Data mask register 11 */
+
+
+#pragma ADDRESS     g1rcrc_addr  0138H      /* Receive CRC code register 1 */
+#pragma ADDRESS     g1tcrc_addr  013aH      /* Transmit CRC code register 1 */
+#pragma ADDRESS     g1emr_addr   013cH      /* SI/O extended mode register 1 */
+#pragma ADDRESS     g1erc_addr   013dH      /* SI/O extended receive control register 1 */
+#pragma ADDRESS     g1irf_addr   013eH      /* SI/O special communication interrupt detect register 1 */
+#pragma ADDRESS     g1etc_addr   013fH      /* SI/O extended transmit control register 1 */
+
+#pragma ADDRESS     g2po0_addr   0140H
+#pragma ADDRESS     g2po1_addr   0142H
+#pragma ADDRESS     g2po2_addr   0144H
+#pragma ADDRESS     g2po3_addr   0146H
+#pragma ADDRESS     g2po4_addr   0148H
+#pragma ADDRESS     g2po5_addr   014aH
+#pragma ADDRESS     g2po6_addr   014cH
+#pragma ADDRESS     g2po7_addr   014eH
+#pragma ADDRESS     g2pocr0_addr 0150H
+#pragma ADDRESS     g2pocr1_addr 0151H
+#pragma ADDRESS     g2pocr2_addr 0152H
+#pragma ADDRESS     g2pocr3_addr 0153H
+#pragma ADDRESS     g2pocr4_addr 0154H
+#pragma ADDRESS     g2pocr5_addr 0155H
+#pragma ADDRESS     g2pocr6_addr 0156H
+#pragma ADDRESS     g2pocr7_addr 0157H
+
+
+#pragma ADDRESS     g2bt_addr    0160H
+#pragma ADDRESS     g2bcr0_addr  0162H
+#pragma ADDRESS     g2bcr1_addr  0163H
+#pragma ADDRESS     btsr_addr    0164H
+
+#pragma ADDRESS     g2fe_addr    0166H
+#pragma ADDRESS     g2rtp_addr   0167H
+
+
+#pragma ADDRESS     g2mr_addr    016aH
+#pragma ADDRESS     g2cr_addr    016bH
+#pragma ADDRESS     g2tb_addr    016cH
+#pragma ADDRESS     g2rb_addr    016eH
+#pragma ADDRESS     iear_addr    0170H
+#pragma ADDRESS     iecr_addr    0172H
+#pragma ADDRESS     ietif_addr   0173H
+#pragma ADDRESS     ierif_addr   0174H
+
+
+#pragma ADDRESS     ipsb_addr    0177H      /* Input function select register B */
+#pragma ADDRESS     ips_addr     0178H      /* Input function select register */
+#pragma ADDRESS     ipsa_addr    0179H      /* Input function select register A */
+
+
+#pragma ADDRESS     u5mr_addr   01c0H       /* UART5 transmit/receive mode register */
+#pragma ADDRESS     u5brg_addr  01c1H       /* UART5 bit rate generator */
+#pragma ADDRESS     u5tb_addr   01c2H       /* UART5 transmit buffer register */
+#pragma ADDRESS     u5c0_addr   01c4H       /* UART5 transmit/receive control register 0 */
+#pragma ADDRESS     u5c1_addr   01c5H       /* UART5 transmit/receive control register 1 */
+#pragma ADDRESS     u5rb_addr   01c6H       /* UART5 receive buffer register */
+#pragma ADDRESS     u6mr_addr   01c8H       /* UART6 transmit/receive mode register */
+#pragma ADDRESS     u6brg_addr  01c9H       /* UART6 bit rate generator */
+#pragma ADDRESS     u6tb_addr   01caH       /* UART6 transmit buffer register */
+#pragma ADDRESS     u6c0_addr   01ccH       /* UART6 transmit/receive control register 0 */
+#pragma ADDRESS     u6c1_addr   01cdH       /* UART6 transmit/receive control register 1 */
+#pragma ADDRESS     u6rb_addr   01ceH       /* UART6 receive buffer register */
+#pragma ADDRESS     u56con_addr 01d0H
+#pragma ADDRESS     u56is_addr  01d1H
+
+
+#pragma ADDRESS     rtp0r_addr  01d8H
+#pragma ADDRESS     rtp1r_addr  01d9H
+#pragma ADDRESS     rtp2r_addr  01daH
+#pragma ADDRESS     rtp3r_addr  01dbH
+
+
+
+/************************************************************************
+*   CAN 0 SFR Address area                                              *
+************************************************************************/
+#pragma ADDRESS     c0slot          01e0H      /* CAN0 Message Slot Buffer */
+#pragma ADDRESS     c0slot0         01e0H      /* CAN0 Message Slot Buffer 0 */
+#pragma ADDRESS     c0slot1         01f0H      /* CAN0 Message Slot Buffer 1 */
+#pragma ADDRESS     c0ctlr0_addr    0200H      /* CAN0 Control Register 0 */
+#pragma ADDRESS     c0str_addr      0202H      /* CAN0 Status Register */
+#pragma ADDRESS     c0idr_addr      0204H      /* CAN0 Extended ID Register */
+#pragma ADDRESS     c0conr_addr     0206H      /* CAN0 Configuration Register */
+#pragma ADDRESS     c0tsr_addr      0208H      /* CAN0 Time Stamp Register */
+#pragma ADDRESS     c0tec_addr      020aH      /* CAN0 Transmit Error Counter */
+#pragma ADDRESS     c0rec_addr      020bH      /* CAN0 Receive Error Counter */
+#pragma ADDRESS     c0sistr_addr    020cH      /* CAN0 Slot Interrupt Status Register */
+#pragma ADDRESS     c0simkr_addr    0210H      /* CAN0 Slot Interrupt Mask Register */
+#pragma ADDRESS     c0eimkr_addr    0214H      /* CAN0 Error Interrupt Mask Register */
+#pragma ADDRESS     c0eistr_addr    0215H      /* CAN0 Error Interrupt Status Register */
+#pragma ADDRESS     c0efr_addr      0216H      /* CAN0 Error Factor Register  */
+#pragma ADDRESS     c0brp_addr      0217H      /* CAN0 Baud Rate Prescaler */
+#pragma ADDRESS     c0mdr_addr      0219H      /* CAN0 Mode Register */
+#pragma ADDRESS     c0ssctlr_addr   0220H      /* (BANK0) CAN0 Single Shot Control Register */
+#pragma ADDRESS     c0ssstr_addr    0224H      /* (BANK0) CAN0 Single Shot Status Register */
+#pragma ADDRESS     c0mctl          0230H      /* (BANK0) CAN0 Message Control Register */
+#pragma ADDRESS     c0mctl0         0230H      /* (BANK0) CAN0 Message Slot0 Control Register */
+#pragma ADDRESS     c0mctl1         0231H      /* (BANK0) CAN0 Message Slot1 Control Register */
+#pragma ADDRESS     c0mctl2         0232H      /* (BANK0) CAN0 Message Slot2 Control Register */
+#pragma ADDRESS     c0mctl3         0233H      /* (BANK0) CAN0 Message Slot3 Control Register */
+#pragma ADDRESS     c0mctl4         0234H      /* (BANK0) CAN0 Message Slot4 Control Register */
+#pragma ADDRESS     c0mctl5         0235H      /* (BANK0) CAN0 Message Slot5 Control Register */
+#pragma ADDRESS     c0mctl6         0236H      /* (BANK0) CAN0 Message Slot6 Control Register */
+#pragma ADDRESS     c0mctl7         0237H      /* (BANK0) CAN0 Message Slot7 Control Register */
+#pragma ADDRESS     c0mctl8         0238H      /* (BANK0) CAN0 Message Slot8 Control Register */
+#pragma ADDRESS     c0mctl9         0239H      /* (BANK0) CAN0 Message Slot9 Control Register */
+#pragma ADDRESS     c0mctl10        023aH      /* (BANK0) CAN0 Message Slot10 Control Register */
+#pragma ADDRESS     c0mctl11        023bH      /* (BANK0) CAN0 Message Slot11 Control Register */
+#pragma ADDRESS     c0mctl12        023cH      /* (BANK0) CAN0 Message Slot12 Control Register */
+#pragma ADDRESS     c0mctl13        023dH      /* (BANK0) CAN0 Message Slot13 Control Register */
+#pragma ADDRESS     c0mctl14        023eH      /* (BANK0) CAN0 Message Slot14 Control Register */
+#pragma ADDRESS     c0mctl15        023fH      /* (BANK0) CAN0 Message Slot15 Control Register */
+#pragma ADDRESS     c0gmr           0228H      /* (BANK1) CAN0 Global Mask Register */
+#pragma ADDRESS     c0gmr0_addr     0228H      /* (BANK1) CAN0 Global Mask Register 0 */
+#pragma ADDRESS     c0gmr1_addr     0229H      /* (BANK1) CAN0 Global Mask Register 1 */
+#pragma ADDRESS     c0gmr2_addr     022aH      /* (BANK1) CAN0 Global Mask Register 2 */
+#pragma ADDRESS     c0gmr3_addr     022bH      /* (BANK1) CAN0 Global Mask Register 3 */
+#pragma ADDRESS     c0gmr4_addr     022cH      /* (BANK1) CAN0 Global Mask Register 4 */
+#pragma ADDRESS     c0lmar          0230H      /* (BANK1) CAN0 Local Mask A Register */
+#pragma ADDRESS     c0lmar0_addr    0230H      /* (BANK1) CAN0 Local Mask A Register 0 */
+#pragma ADDRESS     c0lmar1_addr    0231H      /* (BANK1) CAN0 Local Mask A Register 1 */
+#pragma ADDRESS     c0lmar2_addr    0232H      /* (BANK1) CAN0 Local Mask A Register 2 */
+#pragma ADDRESS     c0lmar3_addr    0233H      /* (BANK1) CAN0 Local Mask A Register 3 */
+#pragma ADDRESS     c0lmar4_addr    0234H      /* (BANK1) CAN0 Local Mask A Register 4 */
+#pragma ADDRESS     c0lmbr          0238H      /* (BANK1) CAN0 Local Mask B Register */
+#pragma ADDRESS     c0lmbr0_addr    0238H      /* (BANK1) CAN0 Local Mask B Register 0 */
+#pragma ADDRESS     c0lmbr1_addr    0239H      /* (BANK1) CAN0 Local Mask B Register 1 */
+#pragma ADDRESS     c0lmbr2_addr    023aH      /* (BANK1) CAN0 Local Mask B Register 2 */
+#pragma ADDRESS     c0lmbr3_addr    023bH      /* (BANK1) CAN0 Local Mask B Register 3 */
+#pragma ADDRESS     c0lmbr4_addr    023cH      /* (BANK1) CAN0 Local Mask B Register 4 */
+#pragma ADDRESS     c0sbs_addr      0240H      /* CAN0 Slot Buffer Select Register */
+#pragma ADDRESS     c0ctlr1_addr    0241H      /* CAN0 Control Register 1 */
+#pragma ADDRESS     c0slpr_addr     0242H      /* CAN0 Sleep Control Register */
+#pragma ADDRESS     c0afs_addr      0244H      /* CAN0 Acceptance Filter Support Register */
+
+
+/************************************************************************
+*   CAN 1 SFR Address area                                              *
+************************************************************************/
+#pragma ADDRESS     c1slot          0260H      /* CAN1 Message Slot Buffer */
+#pragma ADDRESS     c1slot0         0260H      /* CAN1 Message Slot Buffer 0 */
+#pragma ADDRESS     c1slot1         0270H      /* CAN1 Message Slot Buffer 1 */
+#pragma ADDRESS     c1ctlr0_addr    0280H      /* CAN1 Control Register 0 */
+#pragma ADDRESS     c1str_addr      0282H      /* CAN1 Status Register */
+#pragma ADDRESS     c1idr_addr      0284H      /* CAN1 Extended ID Register */
+#pragma ADDRESS     c1conr_addr     0286H      /* CAN1 Configuration Register */
+#pragma ADDRESS     c1tsr_addr      0288H      /* CAN1 Time Stamp Register */
+#pragma ADDRESS     c1tec_addr      028aH      /* CAN1 Transmit Error Counter */
+#pragma ADDRESS     c1rec_addr      028bH      /* CAN1 Receive Error Counter */
+#pragma ADDRESS     c1sistr_addr    028cH      /* CAN1 Slot Interrupt Status Register */
+#pragma ADDRESS     c1simkr_addr    0290H      /* CAN1 Slot Interrupt Mask Register */
+#pragma ADDRESS     c1eimkr_addr    0294H      /* CAN1 Error Interrupt Mask Register */
+#pragma ADDRESS     c1eistr_addr    0295H      /* CAN1 Error Interrupt Status Register */
+#pragma ADDRESS     c1efr_addr      0296H      /* CAN1 Error Factor Register  */
+#pragma ADDRESS     c1brp_addr      0297H      /* CAN1 Baud Rate Prescaler */
+#pragma ADDRESS     c1mdr_addr      0299H      /* CAN1 Mode Register */
+#pragma ADDRESS     c1ssctlr_addr   02A0H      /* (BANK0) CAN1 Single Shot Control Register */
+#pragma ADDRESS     c1ssstr_addr    02A4H      /* (BANK0) CAN1 Single Shot Status Register */
+#pragma ADDRESS     c1mctl          02B0H      /* (BANK0) CAN1 Message Control Register */
+#pragma ADDRESS     c1mctl0         02B0H      /* (BANK0) CAN1 Message Slot0 Control Register */
+#pragma ADDRESS     c1mctl1         02B1H      /* (BANK0) CAN1 Message Slot1 Control Register */
+#pragma ADDRESS     c1mctl2         02B2H      /* (BANK0) CAN1 Message Slot2 Control Register */
+#pragma ADDRESS     c1mctl3         02B3H      /* (BANK0) CAN1 Message Slot3 Control Register */
+#pragma ADDRESS     c1mctl4         02B4H      /* (BANK0) CAN1 Message Slot4 Control Register */
+#pragma ADDRESS     c1mctl5         02B5H      /* (BANK0) CAN1 Message Slot5 Control Register */
+#pragma ADDRESS     c1mctl6         02B6H      /* (BANK0) CAN1 Message Slot6 Control Register */
+#pragma ADDRESS     c1mctl7         02B7H      /* (BANK0) CAN1 Message Slot7 Control Register */
+#pragma ADDRESS     c1mctl8         02B8H      /* (BANK0) CAN1 Message Slot8 Control Register */
+#pragma ADDRESS     c1mctl9         02B9H      /* (BANK0) CAN1 Message Slot9 Control Register */
+#pragma ADDRESS     c1mctl10        02baH      /* (BANK0) CAN1 Message Slot10 Control Register */
+#pragma ADDRESS     c1mctl11        02bbH      /* (BANK0) CAN1 Message Slot11 Control Register */
+#pragma ADDRESS     c1mctl12        02bcH      /* (BANK0) CAN1 Message Slot12 Control Register */
+#pragma ADDRESS     c1mctl13        02bdH      /* (BANK0) CAN1 Message Slot13 Control Register */
+#pragma ADDRESS     c1mctl14        02beH      /* (BANK0) CAN1 Message Slot14 Control Register */
+#pragma ADDRESS     c1mctl15        02bfH      /* (BANK0) CAN1 Message Slot15 Control Register */
+#pragma ADDRESS     c1gmr           02a8H      /* (BANK1) CAN1 Global Mask Register */
+#pragma ADDRESS     c1gmr0_addr     02a8H      /* (BANK1) CAN1 Global Mask Register 0 */
+#pragma ADDRESS     c1gmr1_addr     02a9H      /* (BANK1) CAN1 Global Mask Register 1 */
+#pragma ADDRESS     c1gmr2_addr     02aaH      /* (BANK1) CAN1 Global Mask Register 2 */
+#pragma ADDRESS     c1gmr3_addr     02abH      /* (BANK1) CAN1 Global Mask Register 3 */
+#pragma ADDRESS     c1gmr4_addr     02acH      /* (BANK1) CAN1 Global Mask Register 4 */
+#pragma ADDRESS     c1lmar          02b0H      /* (BANK1) CAN1 Local Mask A Register */
+#pragma ADDRESS     c1lmar0_addr    02b0H      /* (BANK1) CAN1 Local Mask A Register 0 */
+#pragma ADDRESS     c1lmar1_addr    02b1H      /* (BANK1) CAN1 Local Mask A Register 1 */
+#pragma ADDRESS     c1lmar2_addr    02b2H      /* (BANK1) CAN1 Local Mask A Register 2 */
+#pragma ADDRESS     c1lmar3_addr    02b3H      /* (BANK1) CAN1 Local Mask A Register 3 */
+#pragma ADDRESS     c1lmar4_addr    02b4H      /* (BANK1) CAN1 Local Mask A Register 4 */
+#pragma ADDRESS     c1lmbr          02b8H      /* (BANK1) CAN1 Local Mask B Register */
+#pragma ADDRESS     c1lmbr0_addr    02b8H      /* (BANK1) CAN1 Local Mask B Register 0 */
+#pragma ADDRESS     c1lmbr1_addr    02b9H      /* (BANK1) CAN1 Local Mask B Register 1 */
+#pragma ADDRESS     c1lmbr2_addr    02baH      /* (BANK1) CAN1 Local Mask B Register 2 */
+#pragma ADDRESS     c1lmbr3_addr    02bbH      /* (BANK1) CAN1 Local Mask B Register 3 */
+#pragma ADDRESS     c1lmbr4_addr    02bcH      /* (BANK1) CAN1 Local Mask B Register 4 */
+#pragma ADDRESS     c1sbs_addr      0250H      /* CAN1 Slot Buffer Select Register */
+#pragma ADDRESS     c1ctlr1_addr    0251H      /* CAN1 Control Register 1 */
+#pragma ADDRESS     c1slpr_addr     0252H      /* CAN1 Sleep Control Register */
+#pragma ADDRESS     c1afs_addr      0254H      /* CAN1 Acceptance Filter Support Register */
+
+/************************************************************************
+*                                                                       *
+************************************************************************/
+#pragma ADDRESS     x0r_addr    02c0H       /* X0 register */
+#pragma ADDRESS     y0r_addr    02c0H       /* Y0 register */
+#pragma ADDRESS     x1r_addr    02c2H       /* X1 register */
+#pragma ADDRESS     y1r_addr    02c2H       /* Y1 register */
+#pragma ADDRESS     x2r_addr    02c4H       /* X2 register */
+#pragma ADDRESS     y2r_addr    02c4H       /* Y2 register */
+#pragma ADDRESS     x3r_addr    02c6H       /* X3 register */
+#pragma ADDRESS     y3r_addr    02c6H       /* Y3 register */
+#pragma ADDRESS     x4r_addr    02c8H       /* X4 register */
+#pragma ADDRESS     y4r_addr    02c8H       /* Y4 register */
+#pragma ADDRESS     x5r_addr    02caH       /* X5 register */
+#pragma ADDRESS     y5r_addr    02caH       /* Y5 register */
+#pragma ADDRESS     x6r_addr    02ccH       /* X6 register */
+#pragma ADDRESS     y6r_addr    02ccH       /* Y6 register */
+#pragma ADDRESS     x7r_addr    02ceH       /* X7 register */
+#pragma ADDRESS     y7r_addr    02ceH       /* Y7 register */
+#pragma ADDRESS     x8r_addr    02d0H       /* X8 register */
+#pragma ADDRESS     y8r_addr    02d0H       /* Y8 register */
+#pragma ADDRESS     x9r_addr    02d2H       /* X9 register */
+#pragma ADDRESS     y9r_addr    02d2H       /* Y9 register */
+#pragma ADDRESS     x10r_addr   02d4H       /* X10 register */
+#pragma ADDRESS     y10r_addr   02d4H       /* Y10 register */
+#pragma ADDRESS     x11r_addr   02d6H       /* X11 register */
+#pragma ADDRESS     y11r_addr   02d6H       /* Y11 register */
+#pragma ADDRESS     x12r_addr   02d8H       /* X12 register */
+#pragma ADDRESS     y12r_addr   02d8H       /* Y12 register */
+#pragma ADDRESS     x13r_addr   02daH       /* X13 register */
+#pragma ADDRESS     y13r_addr   02daH       /* Y13 register */
+#pragma ADDRESS     x14r_addr   02dcH       /* X14 register */
+#pragma ADDRESS     y14r_addr   02dcH       /* Y14 register */
+#pragma ADDRESS     x15r_addr   02deH       /* X15 register */
+#pragma ADDRESS     y15r_addr   02deH       /* Y15 register */
+#pragma ADDRESS     xyc_addr    02e0H       /* X-Y control register */
+
+
+#pragma ADDRESS     u1smr4_addr 02e4H       /* UART1 special mode register 4 */
+#pragma ADDRESS     u1smr3_addr 02e5H       /* UART1 special mode register 3 */
+#pragma ADDRESS     u1smr2_addr 02e6H       /* UART1 special mode register 2 */
+#pragma ADDRESS     u1smr_addr  02e7H       /* UART1 special mode register */
+#pragma ADDRESS     u1mr_addr   02e8H       /* UART1 transmit/receive mode register */
+#pragma ADDRESS     u1brg_addr  02e9H       /* UART1 bit rate generator */
+#pragma ADDRESS     u1tb_addr   02eaH       /* UART1 transmit buffer register */
+#pragma ADDRESS     u1c0_addr   02ecH       /* UART1 transmit/receive control register 0 */
+#pragma ADDRESS     u1c1_addr   02edH       /* UART1 transmit/receive control register 1 */
+#pragma ADDRESS     u1rb_addr   02eeH       /* UART1 receive buffer register */
+
+
+#pragma ADDRESS     u4smr4_addr 02f4H       /* UART4 special mode register 4 */
+#pragma ADDRESS     u4smr3_addr 02f5H       /* UART4 special mode register 3 */
+#pragma ADDRESS     u4smr2_addr 02f6H       /* UART4 special mode register 2 */
+#pragma ADDRESS     u4smr_addr  02f7H       /* UART4 special mode register */
+#pragma ADDRESS     u4mr_addr   02f8H       /* UART4 transmit/receive mode register */
+#pragma ADDRESS     u4brg_addr  02f9H       /* UART4 bit rate generator */
+#pragma ADDRESS     u4tb_addr   02faH       /* UART4 transmit buffer register */
+#pragma ADDRESS     u4c0_addr   02fcH       /* UART4 transmit/receive control register 0 */
+#pragma ADDRESS     u4c1_addr   02fdH       /* UART4 transmit/receive control register 1 */
+#pragma ADDRESS     u4rb_addr   02feH       /* UART4 receive buffer register */
+
+#pragma ADDRESS     tbsr_addr   0300H       /* Timer B3,4,5 count start flag */
+
+#pragma ADDRESS     ta11_addr   0302H       /* Timer A1-1 register */
+#pragma ADDRESS     ta21_addr   0304H       /* Timer A2-1 register */
+#pragma ADDRESS     ta41_addr   0306H       /* Timer A4-1 register */
+#pragma ADDRESS     invc0_addr  0308H       /* Three-phase PWM control register 0 */
+#pragma ADDRESS     invc1_addr  0309H       /* Three-phase PWM control register 1 */
+#pragma ADDRESS     idb0_addr   030aH       /* Three-phase output buffer register 0 */
+#pragma ADDRESS     idb1_addr   030bH       /* Three-phase output buffer register 1 */
+#pragma ADDRESS     dtt_addr    030cH       /* Dead time timer */
+#pragma ADDRESS     ictb2_addr  030dH       /* Timer B2 interrupt occurences frequency set counter */
+
+
+#pragma ADDRESS     tb3_addr    0310H       /* Timer B3 register */
+#pragma ADDRESS     tb4_addr    0312H       /* Timer B4 register */
+#pragma ADDRESS     tb5_addr    0314H       /* Timer B5 register */
+
+
+#pragma ADDRESS     tb3mr_addr  031bH       /* Timer B3 mode register */
+#pragma ADDRESS     tb4mr_addr  031cH       /* Timer B4 mode register */
+#pragma ADDRESS     tb5mr_addr  031dH       /* Timer B5 mode register */
+#pragma ADDRESS     ifsra_addr  031eH       /* External interrupt request cause select register 1 */
+#pragma ADDRESS     ifsr_addr   031fH       /* External interrupt request cause select register */
+
+
+#pragma ADDRESS     u3smr4_addr 0324H       /* UART3 special mode register 4 */
+#pragma ADDRESS     u3smr3_addr 0325H       /* UART3 special mode register 3 */
+#pragma ADDRESS     u3smr2_addr 0326H       /* UART3 special mode register 2 */
+#pragma ADDRESS     u3smr_addr  0327H       /* UART3 special mode register */
+#pragma ADDRESS     u3mr_addr   0328H       /* UART3 transmit/receive mode register */
+#pragma ADDRESS     u3brg_addr  0329H       /* UART3 bit rate generator */
+#pragma ADDRESS     u3tb_addr   032aH       /* UART3 transmit buffer register */
+#pragma ADDRESS     u3c0_addr   032cH       /* UART3 transmit/receive control register 0 */
+#pragma ADDRESS     u3c1_addr   032dH       /* UART3 transmit/receive control register 1 */
+#pragma ADDRESS     u3rb_addr   032eH       /* UART3 receive buffer register */
+
+
+#pragma ADDRESS     u2smr4_addr 0334H       /* UART2 special mode register 4 */ 
+#pragma ADDRESS     u2smr3_addr 0335H       /* UART2 special mode register 3 */ 
+#pragma ADDRESS     u2smr2_addr 0336H       /* UART2 special mode register 2 */
+#pragma ADDRESS     u2smr_addr  0337H       /* UART2 special mode register */
+#pragma ADDRESS     u2mr_addr   0338H       /* UART2 transmit/receive mode register */
+#pragma ADDRESS     u2brg_addr  0339H       /* UART2 bit rate generator */
+#pragma ADDRESS     u2tb_addr   033aH       /* UART2 transmit buffer register */
+#pragma ADDRESS     u2c0_addr   033cH       /* UART2 transmit/receive control register 0 */
+#pragma ADDRESS     u2c1_addr   033dH       /* UART2 transmit/receive control register 1 */
+#pragma ADDRESS     u2rb_addr   033eH       /* UART2 receive buffer register */
+#pragma ADDRESS     tabsr_addr  0340H       /* Count start flag */
+#pragma ADDRESS     cpsrf_addr  0341H       /* Clock prescaler reset flag */
+#pragma ADDRESS     onsf_addr   0342H       /* One-shot start flag */
+#pragma ADDRESS     trgsr_addr  0343H       /* Trigger select register */
+#pragma ADDRESS     udf_addr    0344H       /* Up/down flag */
+
+#pragma ADDRESS     ta0_addr    0346H       /* Timer A0 register */
+#pragma ADDRESS     ta1_addr    0348H       /* Timer A1 register */
+#pragma ADDRESS     ta2_addr    034aH       /* Timer A2 register */
+#pragma ADDRESS     ta3_addr    034cH       /* Timer A3 register */
+#pragma ADDRESS     ta4_addr    034eH       /* Timer A4 register */
+#pragma ADDRESS     tb0_addr    0350H       /* Timer B0 register */
+#pragma ADDRESS     tb1_addr    0352H       /* Timer B1 register */
+#pragma ADDRESS     tb2_addr    0354H       /* Timer B2 register */
+#pragma ADDRESS     ta0mr_addr  0356H       /* Timer A0 mode register */
+#pragma ADDRESS     ta1mr_addr  0357H       /* Timer A1 mode register */
+#pragma ADDRESS     ta2mr_addr  0358H       /* Timer A2 mode register */
+#pragma ADDRESS     ta3mr_addr  0359H       /* Timer A3 mode register */
+#pragma ADDRESS     ta4mr_addr  035aH       /* Timer A4 mode register */
+#pragma ADDRESS     tb0mr_addr  035bH       /* Timer B0 mode register */
+#pragma ADDRESS     tb1mr_addr  035cH       /* Timer B1 mode register */
+#pragma ADDRESS     tb2mr_addr  035dH       /* Timer B2 mode register */
+#pragma ADDRESS     tb2sc_addr  035eH       /* Timer B2 special mode register */
+#pragma ADDRESS     tcspr_addr  035fH       /* Count source prescaler register */
+
+
+#pragma ADDRESS     u0smr4_addr 0364H       /* UART0 special mode register 4 */ 
+#pragma ADDRESS     u0smr3_addr 0365H       /* UART0 special mode register 3 */ 
+#pragma ADDRESS     u0smr2_addr 0366H       /* UART0 special mode register 2 */
+#pragma ADDRESS     u0smr_addr  0367H       /* UART0 special mode register */
+#pragma ADDRESS     u0mr_addr   0368H       /* UART0 transmit/receive mode register */
+#pragma ADDRESS     u0brg_addr  0369H       /* UART0 bit rate generator */
+#pragma ADDRESS     u0tb_addr   036aH       /* UART0 transmit buffer register */
+#pragma ADDRESS     u0c0_addr   036cH       /* UART0 transmit/receive control register 0 */
+#pragma ADDRESS     u0c1_addr   036dH       /* UART0 transmit/receive control register 1 */
+#pragma ADDRESS     u0rb_addr   036eH       /* UART0 receive buffer register */
+
+
+#pragma ADDRESS     ircon_addr  0372H
+
+
+#pragma ADDRESS     dm0sl_addr  0378H       /* DMA0 cause select register */
+#pragma ADDRESS     dm1sl_addr  0379H       /* DMA1 cause select register */
+#pragma ADDRESS     dm2sl_addr  037aH       /* DMA1 cause select register */
+#pragma ADDRESS     dm3sl_addr  037bH       /* DMA1 cause select register */
+#pragma ADDRESS     crcd_addr   037cH       /* CRC data register */
+#pragma ADDRESS     crcin_addr  037eH       /* CRC input register */
+
+#pragma ADDRESS     ad00_addr   0380H       /* A/D0 register 0 */
+#pragma ADDRESS     ad01_addr   0382H       /* A/D0 register 1 */
+#pragma ADDRESS     ad02_addr   0384H       /* A/D0 register 2 */
+#pragma ADDRESS     ad03_addr   0386H       /* A/D0 register 3 */
+#pragma ADDRESS     ad04_addr   0388H       /* A/D0 register 4 */
+#pragma ADDRESS     ad05_addr   038aH       /* A/D0 register 5 */
+#pragma ADDRESS     ad06_addr   038cH       /* A/D0 register 6 */
+#pragma ADDRESS     ad07_addr   038eH       /* A/D0 register 7 */
+
+
+#pragma ADDRESS     ad0con4_addr 0392H      /* A/D0 control register 4 */
+
+#pragma ADDRESS     ad0con2_addr 0394H      /* A/D0 control register 2 */
+#pragma ADDRESS     ad0con3_addr 0395H      /* A/D0 control register 3 */
+#pragma ADDRESS     ad0con0_addr 0396H      /* A/D0 control register 0 */
+#pragma ADDRESS     ad0con1_addr 0397H      /* A/D0 control register 1 */
+#pragma ADDRESS     da0_addr    0398H       /* D/A register 0 */
+
+#pragma ADDRESS     da1_addr    039aH       /* D/A register 1 */
+
+#pragma ADDRESS     dacon_addr  039cH       /* D/A control register */
+#pragma ADDRESS     dacon1_addr 039dH       /* D/A control register 1 */
+
+
+#pragma ADDRESS     ps8_addr    03a0H       /* Function select register A8 */
+#pragma ADDRESS     ps9_addr    03a1H       /* Function select register A9 */
+
+#pragma ADDRESS     psl9_addr   03a3H       /* Function select register B9 */
+#pragma ADDRESS     pse2_addr   03a4H       /* Function select register E2 */
+
+
+#pragma ADDRESS     psd1_addr   03a7H       /* Function select register D1 */
+#pragma ADDRESS     psd2_addr   03a8H       /* Function select register D2 */
+
+#pragma ADDRESS     psc6_addr   03aaH       /* Function select register C6 */
+#pragma ADDRESS     pse1_addr   03abH       /* Function select register E1 */
+#pragma ADDRESS     psc2_addr   03acH       /* Function select register C2 */
+#pragma ADDRESS     psc3_addr   03adH       /* Function select register C3 */
+
+#pragma ADDRESS     psc_addr    03afH       /* Function select register C */
+#pragma ADDRESS     ps0_addr    03b0H       /* Function select register A0 */
+#pragma ADDRESS     ps1_addr    03b1H       /* Function select register A1 */
+#pragma ADDRESS     psl0_addr   03b2H       /* Function select register B0 */
+#pragma ADDRESS     psl1_addr   03b3H       /* Function select register B1 */
+#pragma ADDRESS     ps2_addr    03b4H       /* Function select register A2 */
+#pragma ADDRESS     ps3_addr    03b5H       /* Function select register A3 */
+#pragma ADDRESS     psl2_addr   03b6H       /* Function select register B2 */
+#pragma ADDRESS     psl3_addr   03b7H       /* Function select register B3 */
+#pragma ADDRESS     ps4_addr    03b8H       /* Function select register A4 */
+#pragma ADDRESS     ps5_addr    03b9H       /* Function select register A5 */
+
+
+#pragma ADDRESS     ps6_addr    03bcH       /* Function select register A6 */
+#pragma ADDRESS     ps7_addr    03bdH       /* Function select register A7 */
+#pragma ADDRESS     psl6_addr   03beH       /* Function select register B6 */
+
+#pragma ADDRESS     p6_addr     03c0H       /* Port P6 register */
+#pragma ADDRESS     p7_addr     03c1H       /* Port P7 register */
+#pragma ADDRESS     pd6_addr    03c2H       /* Port P6 direction register */
+#pragma ADDRESS     pd7_addr    03c3H       /* Port P7 direction register */
+#pragma ADDRESS     p8_addr     03c4H       /* Port P8 register */
+#pragma ADDRESS     p9_addr     03c5H       /* Port P9 register */
+#pragma ADDRESS     pd8_addr    03c6H       /* Port P8 direction register */
+#pragma ADDRESS     pd9_addr    03c7H       /* Port P9 direction register */
+#pragma ADDRESS     p10_addr    03c8H       /* Port P10 register */
+#pragma ADDRESS     p11_addr    03c9H       /* Port P11 register */
+#pragma ADDRESS     pd10_addr   03caH       /* Port P10 direction register */
+#pragma ADDRESS     pd11_addr   03cbH       /* Port P11 direction register */
+#pragma ADDRESS     p12_addr    03ccH       /* Port P12 register */
+#pragma ADDRESS     p13_addr    03cdH       /* Port P13 register */
+#pragma ADDRESS     pd12_addr   03ceH       /* Port P12 direction register */
+#pragma ADDRESS     pd13_addr   03cfH       /* Port P13 direction register */
+#pragma ADDRESS     p14_addr    03d0H       /* Port P14 register */
+#pragma ADDRESS     p15_addr    03d1H       /* Port P15 register */
+#pragma ADDRESS     pd14_addr   03d2H       /* Port P14 direction register */
+#pragma ADDRESS     pd15_addr   03d3H       /* Port P15 direction register */
+
+
+#pragma ADDRESS     pur2_addr   03daH       /* Pull-up control register 2 */
+#pragma ADDRESS     pur3_addr   03dbH       /* Pull-up control register 3 */
+#pragma ADDRESS     pur4_addr   03dcH       /* Pull-up control register 4 */
+
+
+#pragma ADDRESS     p0_addr     03e0H       /* Port P0 register */
+#pragma ADDRESS     p1_addr     03e1H       /* Port P1 register */
+#pragma ADDRESS     pd0_addr    03e2H       /* Port P0 direction register */
+#pragma ADDRESS     pd1_addr    03e3H       /* Port P1 direction register */
+#pragma ADDRESS     p2_addr     03e4H       /* Port P2 register */
+#pragma ADDRESS     p3_addr     03e5H       /* Port P3 register */
+#pragma ADDRESS     pd2_addr    03e6H       /* Port P2 direction register */
+#pragma ADDRESS     pd3_addr    03e7H       /* Port P3 direction register */
+#pragma ADDRESS     p4_addr     03e8H       /* Port P4 register */
+#pragma ADDRESS     p5_addr     03e9H       /* Port P5 register */
+#pragma ADDRESS     pd4_addr    03eaH       /* Port P4 direction register */
+#pragma ADDRESS     pd5_addr    03ebH       /* Port P5 direction register */
+
+
+#pragma ADDRESS     pur0_addr   03f0H       /* Pull-up control register 0 */
+#pragma ADDRESS     pur1_addr   03f1H       /* Pull-up control register 1 */
+
+
+#pragma ADDRESS     pcr_addr    03ffH       /* Port control register */
+
+
+/*******************************************************
+*   declare  SFR char                                   *
+********************************************************/
+unsigned char   da0_addr;               /* D/A register 0 */
+#define     da0     da0_addr
+
+unsigned char   da1_addr;               /* D/A register 1 */
+#define     da1     da1_addr
+
+/********************************************************
+*   declare  SFR short                                  *
+********************************************************/
+/*---------------------------------------------------------------------
+    Timer registers ; Read and write to this register in 16-bit units.
+-----------------------------------------------------------------------*/
+unsigned short   ta11_addr;             /* Timer A1-1 register */
+#define     ta11     ta11_addr
+
+unsigned short   ta21_addr;             /* Timer A2-1 register */
+#define     ta21     ta21_addr
+
+unsigned short   ta41_addr;             /* Timer A4-1 register */
+#define     ta41     ta41_addr
+
+unsigned short   tb3_addr;              /* Timer B3 register */
+#define     tb3     tb3_addr
+
+unsigned short   tb4_addr;              /* Timer B4 register */
+#define     tb4     tb4_addr
+
+unsigned short   tb5_addr;              /* Timer B5 register */
+#define     tb5     tb5_addr
+
+unsigned short   ta0_addr;              /* Timer A0 register */
+#define     ta0     ta0_addr
+
+unsigned short   ta1_addr;              /* Timer A1 register */
+#define     ta1     ta1_addr
+
+unsigned short   ta2_addr;              /* Timer A2 register */
+#define     ta2     ta2_addr
+
+unsigned short   ta3_addr;              /* Timer A3 register */
+#define     ta3     ta3_addr
+
+unsigned short   ta4_addr;              /* Timer A4 register */
+#define     ta4     ta4_addr
+
+unsigned short   tb0_addr;              /* Timer B0 register */
+#define     tb0     tb0_addr
+
+unsigned short   tb1_addr;              /* Timer B1 register */
+#define     tb1     tb1_addr
+
+unsigned short   tb2_addr;              /* Timer B2 register */
+#define     tb2     tb2_addr
+
+/*---------------------------------------------------------------------
+    IIO registers ; Read and write to this register in 16-bit units.
+-----------------------------------------------------------------------*/
+
+/********************************************************
+*   group 0 and 1 and 2                                 *
+********************************************************/
+#define     g1bt        g1bt_addr.word        /* Base Timer Register 1 */
+#define     g1btl       g1bt_addr.byte.low
+#define     g1bth       g1bt_addr.byte.high
+
+#define     g1tm0        g1tm0_addr.word      /* Time Measurement Register 10 */
+#define     g1tm0l       g1tm0_addr.byte.low
+#define     g1tm0h       g1tm0_addr.byte.high
+
+#define     g1tm1        g1tm1_addr.word      /* Time Measurement Register 11 */
+#define     g1tm1l       g1tm1_addr.byte.low
+#define     g1tm1h       g1tm1_addr.byte.high
+
+#define     g1tm2        g1tm2_addr.word      /* Time Measurement Register 12 */
+#define     g1tm2l       g1tm2_addr.byte.low
+#define     g1tm2h       g1tm2_addr.byte.high
+
+#define     g1tm3        g1tm3_addr.word      /* Time Measurement Register 13 */
+#define     g1tm3l       g1tm3_addr.byte.low
+#define     g1tm3h       g1tm3_addr.byte.high
+
+#define     g1tm4        g1tm4_addr.word      /* Time Measurement Register 14 */
+#define     g1tm4l       g1tm4_addr.byte.low
+#define     g1tm4h       g1tm4_addr.byte.high
+
+#define     g1tm5        g1tm5_addr.word      /* Time Measurement Register 15 */
+#define     g1tm5l       g1tm5_addr.byte.low
+#define     g1tm5h       g1tm5_addr.byte.high
+
+#define     g1tm6        g1tm6_addr.word      /* Time Measurement Register 16 */
+#define     g1tm6l       g1tm6_addr.byte.low
+#define     g1tm6h       g1tm6_addr.byte.high
+
+#define     g1tm7        g1tm7_addr.word      /* Time Measurement Register 17 */
+#define     g1tm7l       g1tm7_addr.byte.low
+#define     g1tm7h       g1tm7_addr.byte.high
+
+#define     g1po0        g1po0_addr.word      /* Waveform Generate Register 10 */
+#define     g1po0l       g1po0_addr.byte.low
+#define     g1po0h       g1po0_addr.byte.high
+
+#define     g1po1        g1po1_addr.word      /* Waveform Generate Register 11 */
+#define     g1po1l       g1po1_addr.byte.low
+#define     g1po1h       g1po1_addr.byte.high
+
+#define     g1po2        g1po2_addr.word      /* Waveform Generate Register 12 */
+#define     g1po2l       g1po2_addr.byte.low
+#define     g1po2h       g1po2_addr.byte.high
+
+#define     g1po3        g1po3_addr.word      /* Waveform Generate Register 13 */
+#define     g1po3l       g1po3_addr.byte.low
+#define     g1po3h       g1po3_addr.byte.high
+
+#define     g1po4        g1po4_addr.word      /* Waveform Generate Register 14 */
+#define     g1po4l       g1po4_addr.byte.low
+#define     g1po4h       g1po4_addr.byte.high
+
+#define     g1po5        g1po5_addr.word      /* Waveform Generate Register 15 */
+#define     g1po5l       g1po5_addr.byte.low
+#define     g1po5h       g1po5_addr.byte.high
+
+#define     g1po6        g1po6_addr.word      /* Waveform Generate Register 16 */
+#define     g1po6l       g1po6_addr.byte.low
+#define     g1po6h       g1po6_addr.byte.high
+
+#define     g1po7        g1po7_addr.word      /* Waveform Generate Register 17 */
+#define     g1po7l       g1po7_addr.byte.low
+#define     g1po7h       g1po7_addr.byte.high
+
+#define     g2bt         g2bt_addr.word        /* Base Timer Register 2 */
+#define     g2btl        g2bt_addr.byte.low
+#define     g2bth        g2bt_addr.byte.high
+
+#define     g2po0        g2po0_addr.word      /* Waveform Generate Register 20 */
+#define     g2po0l       g2po0_addr.byte.low
+#define     g2po0h       g2po0_addr.byte.high
+
+#define     g2po1        g2po1_addr.word      /* Waveform Generate Register 21 */
+#define     g2po1l       g2po1_addr.byte.low
+#define     g2po1h       g2po1_addr.byte.high
+
+#define     g2po2        g2po2_addr.word      /* Waveform Generate Register 22 */
+#define     g2po2l       g2po2_addr.byte.low
+#define     g2po2h       g2po2_addr.byte.high
+
+#define     g2po3        g2po3_addr.word      /* Waveform Generate Register 23 */
+#define     g2po3l       g2po3_addr.byte.low
+#define     g2po3h       g2po3_addr.byte.high
+
+#define     g2po4        g2po4_addr.word      /* Waveform Generate Register 24 */
+#define     g2po4l       g2po4_addr.byte.low
+#define     g2po4h       g2po4_addr.byte.high
+
+#define     g2po5        g2po5_addr.word      /* Waveform Generate Register 25 */
+#define     g2po5l       g2po5_addr.byte.low
+#define     g2po5h       g2po5_addr.byte.high
+
+#define     g2po6        g2po6_addr.word      /* Waveform Generate Register 26 */
+#define     g2po6l       g2po6_addr.byte.low
+#define     g2po6h       g2po6_addr.byte.high
+
+#define     g2po7        g2po7_addr.word      /* Waveform Generate Register 27 */
+#define     g2po7l       g2po7_addr.byte.low
+#define     g2po7h       g2po7_addr.byte.high
+
+#define     g0tcrc        g0tcrc_addr.word      /* Transmit CRC Code Register 0 */
+#define     g0tcrcl       g0tcrc_addr.byte.low
+#define     g0tcrch       g0tcrc_addr.byte.high
+
+#define     g1tcrc        g1tcrc_addr.word      /* Transmit CRC Code Register 1 */
+#define     g1tcrcl       g1tcrc_addr.byte.low
+#define     g1tcrch       g1tcrc_addr.byte.high
+
+#define     g0rcrc        g0rcrc_addr.word      /* Receive CRC Code Register 0 */
+#define     g0rcrcl       g0rcrc_addr.byte.low
+#define     g0rcrch       g0rcrc_addr.byte.high
+
+#define     g1rcrc        g1rcrc_addr.word      /* Receive CRC Code Register 1 */
+#define     g1rcrcl       g1rcrc_addr.byte.low
+#define     g1rcrch       g1rcrc_addr.byte.high
+
+/*------------------------------------------------------
+    SI/O receive buffer register
+------------------------------------------------------*/
+
+/*------------------------------------------------------
+     SI/O Receive Buffer Register 0
+------------------------------------------------------*/
+#define     g0rb        g0rb_addr.word
+#define     g0rbl       g0rb_addr.byte.low
+#define     g0rbh       g0rb_addr.byte.high
+#define     oer_g0rb    g0rb_addr.bit.b12   /* Overrun error flag */
+#define     fer_g0rb    g0rb_addr.bit.b13   /* Framing error flag */
+
+/*------------------------------------------------------
+     SI/O Receive Buffer Register 1
+------------------------------------------------------*/
+#define     g1rb        g1rb_addr.word
+#define     g1rbl       g1rb_addr.byte.low
+#define     g1rbh       g1rb_addr.byte.high
+#define     oer_g1rb    g1rb_addr.bit.b12       /* Overrun error flag */
+#define     fer_g1rb    g1rb_addr.bit.b13       /* Framing error flag */
+
+/*------------------------------------------------------
+     SI/O Receive Buffer Register 2
+------------------------------------------------------*/
+#define     g2rb        g2rb_addr.word
+#define     g2rbl       g2rb_addr.byte.low
+#define     g2rbh       g2rb_addr.byte.high
+#define     oer_g2rb    g2rb_addr.bit.b12       /* Overrun error flag */
+
+/*------------------------------------------------------
+     SI/O Transmit Buffer Register 2
+------------------------------------------------------*/
+#define     g2tb        g2tb_addr.word
+#define     g2tbl       g2tb_addr.byte.low
+#define     g2tbh       g2tb_addr.byte.high
+#define     a_g2tb      g2tb_addr.bit.b13
+#define     pc_g2tb     g2tb_addr.bit.b14
+#define     p_g2tb      g2tb_addr.bit.b15
+
+/*------------------------------------------------------
+
+------------------------------------------------------*/
+#define     iear        iear_addr.word
+#define     iearl       iear_addr.byte.low
+#define     iearh       iear_addr.byte.high
+
+/********************************************************
+*   declare SFR bit                                     *
+********************************************************/
+struct bit_def {
+        char    b0:1;
+        char    b1:1;
+        char    b2:1;
+        char    b3:1;
+        char    b4:1;
+        char    b5:1;
+        char    b6:1;
+        char    b7:1;
+};
+union byte_def{
+    struct bit_def bit;
+    char    byte;
+};
+
+/*------------------------------------------------------
+    External Space Wait Control Register 0
+------------------------------------------------------*/
+union byte_def ewcr0_addr;
+#define     ewcr0      ewcr0_addr.byte
+
+#define     ewcr000    ewcr0_addr.bit.b0    /* (b4-b0) Bus cycle select bit */
+#define     ewcr001    ewcr0_addr.bit.b1
+#define     ewcr002    ewcr0_addr.bit.b2
+#define     ewcr003    ewcr0_addr.bit.b3
+#define     ewcr004    ewcr0_addr.bit.b4
+                                            /* (b5) Nothing is assigned */
+#define     ewcr006    ewcr0_addr.bit.b6    /* Recovery cycle addition select bit */
+                                            /* (b7) Nothing is assigned */
+
+/*------------------------------------------------------
+    External Space Wait Control Register 1
+------------------------------------------------------*/
+union byte_def ewcr1_addr;
+#define     ewcr1      ewcr1_addr.byte
+
+#define     ewcr100    ewcr1_addr.bit.b0    /* (b4-b0) Bus cycle select bit */
+#define     ewcr101    ewcr1_addr.bit.b1
+#define     ewcr102    ewcr1_addr.bit.b2
+#define     ewcr103    ewcr1_addr.bit.b3
+#define     ewcr104    ewcr1_addr.bit.b4
+                                            /* (b5) Nothing is assigned */
+#define     ewcr106    ewcr1_addr.bit.b6    /* Recovery cycle addition select bit */
+                                            /* (b7) Nothing is assigned */
+
+/*------------------------------------------------------
+    External Space Wait Control Register 2
+------------------------------------------------------*/
+union byte_def ewcr2_addr;
+#define     ewcr2      ewcr2_addr.byte
+
+#define     ewcr200    ewcr2_addr.bit.b0    /* (b4-b0) Bus cycle select bit */
+#define     ewcr201    ewcr2_addr.bit.b1
+#define     ewcr202    ewcr2_addr.bit.b2
+#define     ewcr203    ewcr2_addr.bit.b3
+#define     ewcr204    ewcr2_addr.bit.b4
+                                            /* (b5) Nothing is assigned */
+#define     ewcr206    ewcr2_addr.bit.b6    /* Recovery cycle addition select bit */
+                                            /* (b7) Nothing is assigned */
+
+/*------------------------------------------------------
+    External Space Wait Control Register 3
+------------------------------------------------------*/
+union byte_def ewcr3_addr;
+#define     ewcr3      ewcr3_addr.byte
+
+#define     ewcr300    ewcr3_addr.bit.b0    /* (b4-b0) Bus cycle select bit */
+#define     ewcr301    ewcr3_addr.bit.b1
+#define     ewcr302    ewcr3_addr.bit.b2
+#define     ewcr303    ewcr3_addr.bit.b3
+#define     ewcr304    ewcr3_addr.bit.b4
+                                            /* (b5) Nothing is assigned */
+#define     ewcr306    ewcr3_addr.bit.b6    /* Recovery cycle addition select bit */
+                                            /* (b7) Nothing is assigned */
+
+/*------------------------------------------------------
+    Flash Memory control register 1
+------------------------------------------------------*/
+union byte_def fmr1_addr;
+#define     fmr1      fmr1_addr.byte
+                                            /* (b0) Reserved bit */
+#define     fmr11     fmr1_addr.bit.b1      /* EW1 mode select bit */
+                                            /* (b3-b2) Reserved bit */
+                                            /* (b5-b4) Reserved bit */
+#define     fmr16     fmr1_addr.bit.b6      /* Lock bit status flag */
+                                            /* (b7) Reserved bit (Set to 0) */
+
+/*------------------------------------------------------
+    Flash Memory control register 0
+------------------------------------------------------*/
+#define     fmr       fmr_addr.word
+
+union byte_def fmr0_addr;
+#define     fmr0      fmr0_addr.byte
+
+#define     fmr00     fmr0_addr.bit.b0      /* RY/BY status flag */
+#define     fmr01     fmr0_addr.bit.b1      /* CPU rewrite mode select bit */
+#define     fmr02     fmr0_addr.bit.b2      /* Lock bit disable select bit */
+#define     fmstp     fmr0_addr.bit.b3      /* Flash memory stop bit */
+                                            /* (b4) Reserved bit (Set to 0) */
+#define     fmr05     fmr0_addr.bit.b5      /* User ROM area select bit (Available in boot mode only) */
+#define     fmr06     fmr0_addr.bit.b6      /* Program status flag */
+#define     fmr07     fmr0_addr.bit.b7      /* Erase status flag */
+
+/*------------------------------------------------------
+    Processor mode register 0
+------------------------------------------------------*/
+union byte_def pm0_addr;
+#define     pm0     pm0_addr.byte
+
+#define     pm00        pm0_addr.bit.b0     /* Processor mode bit */
+#define     pm01        pm0_addr.bit.b1     /* Processor mode bit */
+#define     pm02        pm0_addr.bit.b2     /* R/W mode select bit */
+#define     pm03        pm0_addr.bit.b3     /* Software reset bit */
+#define     pm04        pm0_addr.bit.b4     /* Multiplexed bus space select bit */
+#define     pm05        pm0_addr.bit.b5     /* Multiplexed bus space select bit */
+                                            /* (b6) Reserved bit (Set to 0) */
+#define     pm07        pm0_addr.bit.b7     /* BCLK output function select bit */
+
+/*------------------------------------------------------
+    Processor mode register 1
+------------------------------------------------------*/
+union byte_def pm1_addr;
+#define     pm1     pm1_addr.byte
+
+#define     pm10        pm1_addr.bit.b0     /* External memory area mode bit */
+#define     pm11        pm1_addr.bit.b1     /* External memory area mode bit */
+#define     pm12        pm1_addr.bit.b2     /* Internal memory wait bit */
+#define     pm13        pm1_addr.bit.b3     /* SFR wait bit */
+#define     pm14        pm1_addr.bit.b4     /* ALE pin select bit */
+#define     pm15        pm1_addr.bit.b5     /* ALE pin select bit */
+                                            /* (b7-b6) Reserved bit (Set to 0) */
+
+/*------------------------------------------------------
+    Processor mode register 2
+------------------------------------------------------*/
+union byte_def pm2_addr;
+#define     pm2     pm2_addr.byte
+                                            /* (b0) Reserved bit (Set to 0) */
+#define     pm21        pm2_addr.bit.b1     /* System clock protect bit */
+#define     pm22        pm2_addr.bit.b2     /* WDT count source protect bit */
+                                            /* (b5-b3) Reserved bit (Set to 0) */
+#define     pm26        pm2_addr.bit.b6     /* (b7-b6) f2n count source select bit */
+#define     pm27        pm2_addr.bit.b7
+
+/*------------------------------------------------------
+    System clock control register 0
+------------------------------------------------------*/
+union byte_def cm0_addr;
+#define     cm0     cm0_addr.byte
+
+#define     cm00        cm0_addr.bit.b0     /* Clock output function select bit */
+#define     cm01        cm0_addr.bit.b1     /* Clock output function select bit */
+#define     cm02        cm0_addr.bit.b2     /* WAIT peripheral function clock stop bit */
+#define     cm03        cm0_addr.bit.b3     /* Xcin-Xcout drive capacity select bit */
+#define     cm04        cm0_addr.bit.b4     /* Port Xc select bit */
+#define     cm05        cm0_addr.bit.b5     /* Main clock stop bit */
+#define     cm06        cm0_addr.bit.b6     /* WDT function select bit */
+#define     cm07        cm0_addr.bit.b7     /* CPU clock select bit0 */
+
+/*------------------------------------------------------
+    System clock control register 1
+------------------------------------------------------*/
+union byte_def cm1_addr;
+#define     cm1     cm1_addr.byte
+
+#define     cm10        cm1_addr.bit.b0     /* All clock stop control bit */
+                                            /* (b4-b1) Reserved bit (Set to 0) */
+                                            /* (b5) Reserved bit (Set to 1) */
+                                            /* (b6) Reserved bit (Set to 0) */
+#define     cm17        cm1_addr.bit.b7     /* CPU clock select bit1 */
+
+/*------------------------------------------------------
+    Oscillation stop detect register
+------------------------------------------------------*/
+union byte_def cm2_addr;
+#define     cm2     cm2_addr.byte
+
+#define     cm20        cm2_addr.bit.b0     /* Oscillation stop detect enable bit */
+#define     cm21        cm2_addr.bit.b1     /* CPU clock select bit2 */
+#define     cm22        cm2_addr.bit.b2     /* Oscillation stop detect flag */
+#define     cm23        cm2_addr.bit.b3     /* Main clock monitor flag */
+                                            /* (b7-b4) Reserved bit (Set to 0) */
+
+
+/*------------------------------------------------------
+    Address match interrupt enable register
+------------------------------------------------------*/
+union byte_def aier_addr;
+#define     aier        aier_addr.byte
+
+#define     aier0       aier_addr.bit.b0    /* Address match interrupt 0 enable bit */
+#define     aier1       aier_addr.bit.b1    /* Address match interrupt 1 enable bit */
+#define     aier2       aier_addr.bit.b2    /* Address match interrupt 2 enable bit */
+#define     aier3       aier_addr.bit.b3    /* Address match interrupt 3 enable bit */
+#define     aier4       aier_addr.bit.b4    /* Address match interrupt 4 enable bit */
+#define     aier5       aier_addr.bit.b5    /* Address match interrupt 5 enable bit */
+#define     aier6       aier_addr.bit.b6    /* Address match interrupt 6 enable bit */
+#define     aier7       aier_addr.bit.b7    /* Address match interrupt 7 enable bit */
+
+/*------------------------------------------------------
+    X-Y control register
+------------------------------------------------------*/
+union byte_def xyc_addr;
+#define     xyc     xyc_addr.byte
+
+#define     xyc0        xyc_addr.bit.b0     /* Read-mode set bit */
+#define     xyc1        xyc_addr.bit.b1     /* Write-mode set bit */
+                                            /* (b7-b2) Nothing is assigned */
+
+/*------------------------------------------------------
+    Protect register
+------------------------------------------------------*/
+union byte_def prcr_addr;
+#define     prcr        prcr_addr.byte
+
+#define     prc0        prcr_addr.bit.b0    /* Protect bit0 */
+#define     prc1        prcr_addr.bit.b1    /* Protect bit1 */
+#define     prc2        prcr_addr.bit.b2    /* Protect bit2 */
+#define     prc3        prcr_addr.bit.b3    /* Protect bit3 */
+                                            /* (b7-b4) Nothing is assigned */
+
+/*------------------------------------------------------
+    External data bus width control register
+------------------------------------------------------*/
+union byte_def ds_addr;
+#define     ds      ds_addr.byte
+
+#define     ds0     ds_addr.bit.b0          /* External space 0 data bus width select bit */
+#define     ds1     ds_addr.bit.b1          /* External space 1 data bus width select bit */
+#define     ds2     ds_addr.bit.b2          /* External space 2 data bus width select bit */
+#define     ds3     ds_addr.bit.b3          /* External space 3 data bus width select bit */
+                                            /* (b7-b4) Nothing is assigned */
+
+/*------------------------------------------------------
+    Main clock division register
+------------------------------------------------------*/
+union byte_def mcd_addr;
+#define     mcd     mcd_addr.byte
+
+#define     mcd0        mcd_addr.bit.b0     /* (b4-b0) Main clock division select bit */
+#define     mcd1        mcd_addr.bit.b1
+#define     mcd2        mcd_addr.bit.b2
+#define     mcd3        mcd_addr.bit.b3
+#define     mcd4        mcd_addr.bit.b4
+                                            /* (b7-b5) Reserved bit (Set to 0) */
+
+/*------------------------------------------------------
+   Count source prescaler register
+------------------------------------------------------*/
+union byte_def tcspr_addr;
+#define     tcspr     tcspr_addr.byte
+
+#define     cnt0        tcspr_addr.bit.b0   /* (b3-b0) Divide ratio select bit */
+#define     cnt1        tcspr_addr.bit.b1
+#define     cnt2        tcspr_addr.bit.b2
+#define     cnt3        tcspr_addr.bit.b3
+                                            /* (b6-b4) Reserved bit (Set to 0) */
+#define     cst         tcspr_addr.bit.b7   /* Operation enable bit */
+
+/*------------------------------------------------------
+    Exit priority register
+------------------------------------------------------*/
+union byte_def rlvl_addr;
+#define     rlvl        rlvl_addr.byte
+
+#define     rlvl0       rlvl_addr.bit.b0    /* (b2-b0) Interrupt priority set bits to exit STOP/WAIT mode */
+#define     rlvl1       rlvl_addr.bit.b1
+#define     rlvl2       rlvl_addr.bit.b2
+#define     fsit        rlvl_addr.bit.b3    /* High-speed interrupt set bit */
+                                            /* (b4) Nothing is assigned */
+#define     dmaii       rlvl_addr.bit.b5    /* DMAC II select bit */
+                                            /* (b7-b6) Nothing is assigned */
+
+/*------------------------------------------------------
+    External interrupt request cause select register 1
+------------------------------------------------------*/
+union byte_def ifsra_addr;
+#define     ifsra        ifsra_addr.byte
+
+#define     ifsr10      ifsra_addr.bit.b0   /* INT6 interrupt polarity select bit */
+#define     ifsr11      ifsra_addr.bit.b1   /* INT7 interrupt polarity select bit */
+#define     ifsr12      ifsra_addr.bit.b2   /* INT8 interrupt polarity select bit */
+                                            /* (b7-b3) Reserved bit (Set to 0) */
+
+/*------------------------------------------------------
+    External interrupt request cause select register
+------------------------------------------------------*/
+union byte_def ifsr_addr;
+#define     ifsr        ifsr_addr.byte
+
+#define     ifsr0       ifsr_addr.bit.b0    /* INT0 interrupt polarity select bit */
+#define     ifsr1       ifsr_addr.bit.b1    /* INT1 interrupt polarity select bit */
+#define     ifsr2       ifsr_addr.bit.b2    /* INT2 interrupt polarity select bit */
+#define     ifsr3       ifsr_addr.bit.b3    /* INT3 interrupt polarity select bit */
+#define     ifsr4       ifsr_addr.bit.b4    /* INT4 interrupt polarity select bit */
+#define     ifsr5       ifsr_addr.bit.b5    /* INT5 interrupt polarity select bit */
+#define     ifsr6       ifsr_addr.bit.b6    /* UART0,3 interrupt cause select bit */
+#define     ifsr7       ifsr_addr.bit.b7    /* UART1,4 interrupt cause select bit */
+
+/*------------------------------------------------------
+    Timer B2 special mode register
+------------------------------------------------------*/
+union byte_def tb2sc_addr;
+#define     tb2sc     tb2sc_addr.byte
+
+#define     pwcon     tb2sc_addr.bit.b0     /* Timer B2 reload timing switching bit */
+                                            /* (b7-b1) Nothing is assigned */
+
+/*------------------------------------------------------
+    Watchdog timer start register
+------------------------------------------------------*/
+union byte_def wdts_addr;
+#define     wdts        wdts_addr.byte
+
+/*------------------------------------------------------
+    CRC input register
+------------------------------------------------------*/
+union byte_def crcin_addr;
+#define     crcin       crcin_addr.byte
+
+/*------------------------------------------------------
+    Watchdog timer control register
+------------------------------------------------------*/
+union byte_def wdc_addr;
+#define     wdc     wdc_addr.byte
+
+                                            /* (b4-b0) High-order bits of the watchdog timer */
+#define     wdc5        wdc_addr.bit.b5     /* Cold start/warm start detect flag */
+                                            /* (b6) Reserved bit (Set to 0) */
+#define     wdc7        wdc_addr.bit.b7     /* Prescaler select bit */
+
+/*------------------------------------------------------
+    Voltage detection register 1
+------------------------------------------------------*/
+union byte_def vcr1_addr;
+#define     vcr1     vcr1_addr.byte
+                                            /* (b2-b0) Reserved bit (Set to 0) */
+#define     vc13        vcr1_addr.bit.b3    /* Voltage down monitor flag */
+                                            /* (b7-b4) Reserved bit (Set to 0) */
+
+/*------------------------------------------------------
+    Voltage detection register 2
+------------------------------------------------------*/
+union byte_def vcr2_addr;
+#define     vcr2     vcr2_addr.byte
+                                            /* (b5-b0) Reserved bit (Set to 0) */
+#define     vc26        vcr2_addr.bit.b6    /* Reset level monitor bit */
+#define     vc27        vcr2_addr.bit.b7    /* Voltage down monitor bit */
+
+/*------------------------------------------------------
+    Count start flag
+------------------------------------------------------*/
+union byte_def tabsr_addr;
+#define     tabsr       tabsr_addr.byte
+
+#define     ta0s        tabsr_addr.bit.b0   /* Timer A0 count start flag */
+#define     ta1s        tabsr_addr.bit.b1   /* Timer A1 count start flag */
+#define     ta2s        tabsr_addr.bit.b2   /* Timer A2 count start flag */
+#define     ta3s        tabsr_addr.bit.b3   /* Timer A3 count start flag */
+#define     ta4s        tabsr_addr.bit.b4   /* Timer A4 count start flag */
+#define     tb0s        tabsr_addr.bit.b5   /* Timer B0 count start flag */
+#define     tb1s        tabsr_addr.bit.b6   /* Timer B1 count start flag */
+#define     tb2s        tabsr_addr.bit.b7   /* Timer B2 count start flag */
+
+/*------------------------------------------------------
+    Timer B3,4,5 count start flag
+------------------------------------------------------*/
+union byte_def tbsr_addr;
+#define     tbsr        tbsr_addr.byte
+                                            /* (b4-b0) Nothing is assigned */
+#define     tb3s        tbsr_addr.bit.b5    /* Timer B3 count start flag */
+#define     tb4s        tbsr_addr.bit.b6    /* Timer B4 count start flag */
+#define     tb5s        tbsr_addr.bit.b7    /* Timer B5 count start flag */
+
+/*------------------------------------------------------
+    Three-phase PWM control register 0
+------------------------------------------------------*/
+union byte_def invc0_addr;
+#define     invc0       invc0_addr.byte
+
+#define     inv00       invc0_addr.bit.b0   /* Interrupt enable output polarity select bit */
+#define     inv01       invc0_addr.bit.b1   /* Interrupt enable output specification bit */
+#define     inv02       invc0_addr.bit.b2   /* Mode select bit */
+#define     inv03       invc0_addr.bit.b3   /* Output control bit */
+#define     inv04       invc0_addr.bit.b4   /* Positive & negative phases concurrent active disable function enable bit */
+#define     inv05       invc0_addr.bit.b5   /* Positive & negative phases concurrent active output detect flag */
+#define     inv06       invc0_addr.bit.b6   /* Modulation mode select bit */
+#define     inv07       invc0_addr.bit.b7   /* Software trigger select bit */
+
+/*------------------------------------------------------
+    Three-phase PWM control register 1
+------------------------------------------------------*/
+union byte_def invc1_addr;
+#define     invc1       invc1_addr.byte
+
+#define     inv10       invc1_addr.bit.b0   /* Timer A1,A2 and A4 start trigger select bit */
+#define     inv11       invc1_addr.bit.b1   /* Timer A1-1,A2-1,A4-1 control bit */
+#define     inv12       invc1_addr.bit.b2   /* Dead time timer count source select bit */
+#define     inv13       invc1_addr.bit.b3   /* Carrier wave detect flag */
+#define     inv14       invc1_addr.bit.b4   /* Output polarity control bit */
+#define     inv15       invc1_addr.bit.b5   /* Dead time disable bit */
+#define     inv16       invc1_addr.bit.b6   /* Dead time timer trigger select bit */
+                                            /* (b7) Reserved bit (Set to 0) */
+
+/*------------------------------------------------------
+    Three-phase output buffer register 0
+------------------------------------------------------*/
+union byte_def idb0_addr;
+#define     idb0        idb0_addr.byte
+
+#define     du0         idb0_addr.bit.b0    /*  U-phase output buffer 0 */
+#define     dub0        idb0_addr.bit.b1    /* ~U-phase output buffer 0 */
+#define     dv0         idb0_addr.bit.b2    /*  V-phase output buffer 0 */
+#define     dvb0        idb0_addr.bit.b3    /* ~V-phase output buffer 0 */
+#define     dw0         idb0_addr.bit.b4    /*  W-phase output buffer 0 */
+#define     dwb0        idb0_addr.bit.b5    /* ~W-phase output buffer 0 */
+                                            /* (b7-b6) Reserved bit (Set to 0) */
+
+/*------------------------------------------------------
+    Three-phase output buffer register 1
+------------------------------------------------------*/
+union byte_def idb1_addr;
+#define     idb1        idb1_addr.byte
+
+#define     du1         idb1_addr.bit.b0    /*  U-phase output buffer 1 */
+#define     dub1        idb1_addr.bit.b1    /* ~U-phase output buffer 1 */
+#define     dv1         idb1_addr.bit.b2    /*  V-phase output buffer 1 */
+#define     dvb1        idb1_addr.bit.b3    /* ~V-phase output buffer 1 */
+#define     dw1         idb1_addr.bit.b4    /*  W-phase output buffer 1 */
+#define     dwb1        idb1_addr.bit.b5    /* ~W-phase output buffer 1 */
+                                            /* (b7-b6) Reserved bit (Set to 0) */
+
+
+/*------------------------------------------------------
+     Dead time timer 
+        (1) The MOV instruction should be used to set the DTT register
+------------------------------------------------------*/
+union byte_def dtt_addr;
+#define     dtt     dtt_addr.byte
+
+/*------------------------------------------------------
+    Timer B2 interrupt generation frequency set counter 
+        (1) The MOV instruction should be used to the ICTB2 register
+------------------------------------------------------*/
+union byte_def ictb2_addr;
+#define     ictb2       ictb2_addr.byte     /* (b3-b0) function */
+                                            /* (b7-b4) Nothing is assigned */
+
+/*------------------------------------------------------
+    One-shot start flag
+------------------------------------------------------*/
+union byte_def onsf_addr;
+#define     onsf        onsf_addr.byte
+
+#define     ta0os       onsf_addr.bit.b0    /* Timer A0 one-shot start flag */
+#define     ta1os       onsf_addr.bit.b1    /* Timer A1 one-shot start flag */
+#define     ta2os       onsf_addr.bit.b2    /* Timer A2 one-shot start flag */
+#define     ta3os       onsf_addr.bit.b3    /* Timer A3 one-shot start flag */
+#define     ta4os       onsf_addr.bit.b4    /* Timer A4 one-shot start flag */
+#define     tazie       onsf_addr.bit.b5    /* Z-phase input enable bit */
+#define     ta0tgl      onsf_addr.bit.b6    /* Timer A0 event/trigger select bit */
+#define     ta0tgh      onsf_addr.bit.b7    /* Timer A0 event/trigger select bit */
+
+/*------------------------------------------------------
+    Clock prescaler reset flag
+------------------------------------------------------*/
+union byte_def cpsrf_addr;
+#define     cpsrf       cpsrf_addr.byte
+                                            /* (b6-b0) Nothing is assigned */
+#define     cpsr        cpsrf_addr.bit.b7   /* Clock prescaler reset flag */
+
+/*------------------------------------------------------
+    Trigger select register
+------------------------------------------------------*/
+union byte_def trgsr_addr;
+#define     trgsr       trgsr_addr.byte
+
+#define     ta1tgl      trgsr_addr.bit.b0   /* Timer A1 event/trigger select bit */
+#define     ta1tgh      trgsr_addr.bit.b1   /* Timer A1 event/trigger select bit */
+#define     ta2tgl      trgsr_addr.bit.b2   /* Timer A2 event/trigger select bit */
+#define     ta2tgh      trgsr_addr.bit.b3   /* Timer A2 event/trigger select bit */
+#define     ta3tgl      trgsr_addr.bit.b4   /* Timer A3 event/trigger select bit */
+#define     ta3tgh      trgsr_addr.bit.b5   /* Timer A3 event/trigger select bit */
+#define     ta4tgl      trgsr_addr.bit.b6   /* Timer A4 event/trigger select bit */
+#define     ta4tgh      trgsr_addr.bit.b7   /* Timer A4 event/trigger select bit */
+
+/*------------------------------------------------------
+    Up Down Flag
+        (1) The MOV instruction should be used to set the UDF register
+------------------------------------------------------*/
+union byte_def   udf_addr;               /* Up/down flag */
+#define     udf     udf_addr.byte
+
+#define     ta0ud   udf_addr.bit.b0     /* Timer A0 up/down flag */
+#define     ta1ud   udf_addr.bit.b1     /* Timer A1 up/down flag */
+#define     ta2ud   udf_addr.bit.b2     /* Timer A2 up/down flag */
+#define     ta3ud   udf_addr.bit.b3     /* Timer A3 up/down flag */
+#define     ta4ud   udf_addr.bit.b4     /* Timer A4 up/down flag */
+#define     ta2p    udf_addr.bit.b5     /* Timer A2 2-phase pulse signal processing function select bit */
+#define     ta3p    udf_addr.bit.b6     /* Timer A3 2-phase pulse signal processing function select bit */
+#define     ta4p    udf_addr.bit.b7     /* Timer A4 2-phase pulse signal processing function select bit */
+
+/*------------------------------------------------------
+    UARTi transmit/receive control register 1 (i=0,1,2,3,4)
+------------------------------------------------------*/
+/*------------------------------------------------------
+    u0c1
+------------------------------------------------------*/
+union byte_def u0c1_addr;
+#define     u0c1            u0c1_addr.byte
+#define     te_u0c1         u0c1_addr.bit.b0    /* Transmit enable bit */
+#define     ti_u0c1         u0c1_addr.bit.b1    /* Transmit buffer empty flag */
+#define     re_u0c1         u0c1_addr.bit.b2    /* Receive enable bit */
+#define     ri_u0c1         u0c1_addr.bit.b3    /* Receive complete flag */
+#define     u0irs_u0c1      u0c1_addr.bit.b4    /* UARTi transmit interrupt cause select bit */
+#define     u0rrm_u0c1      u0c1_addr.bit.b5    /* UARTi continuous receive mode enable bit */
+#define     u0lch_u0c1      u0c1_addr.bit.b6    /* Data logic select bit */
+#define     sclkstpb_u0c1   u0c1_addr.bit.b7    /* Clock divide synchronizing stop bit */
+#define     u0ere_u0c1      u0c1_addr.bit.b7    /* Error signal output enable bit */
+
+/*------------------------------------------------------
+    u1c1
+------------------------------------------------------*/
+union byte_def u1c1_addr;
+#define     u1c1            u1c1_addr.byte
+#define     te_u1c1         u1c1_addr.bit.b0
+#define     ti_u1c1         u1c1_addr.bit.b1
+#define     re_u1c1         u1c1_addr.bit.b2
+#define     ri_u1c1         u1c1_addr.bit.b3
+#define     u1irs_u1c1      u1c1_addr.bit.b4
+#define     u1rrm_u1c1      u1c1_addr.bit.b5
+#define     u1lch_u1c1      u1c1_addr.bit.b6
+#define     sclkstpb_u1c1   u1c1_addr.bit.b7
+#define     u1ere_u1c1      u1c1_addr.bit.b7
+
+/*------------------------------------------------------
+    u2c1
+------------------------------------------------------*/
+union byte_def u2c1_addr;
+#define     u2c1            u2c1_addr.byte
+#define     te_u2c1         u2c1_addr.bit.b0
+#define     ti_u2c1         u2c1_addr.bit.b1
+#define     re_u2c1         u2c1_addr.bit.b2
+#define     ri_u2c1         u2c1_addr.bit.b3
+#define     u2irs_u2c1      u2c1_addr.bit.b4
+#define     u2rrm_u2c1      u2c1_addr.bit.b5
+#define     u2lch_u2c1      u2c1_addr.bit.b6
+#define     sclkstpb_u2c1   u2c1_addr.bit.b7
+#define     u2ere_u2c1      u2c1_addr.bit.b7
+
+/*------------------------------------------------------
+    u3c1
+------------------------------------------------------*/
+union byte_def u3c1_addr;
+#define     u3c1            u3c1_addr.byte
+#define     te_u3c1         u3c1_addr.bit.b0
+#define     ti_u3c1         u3c1_addr.bit.b1
+#define     re_u3c1         u3c1_addr.bit.b2
+#define     ri_u3c1         u3c1_addr.bit.b3
+#define     u3irs_u3c1      u3c1_addr.bit.b4
+#define     u3rrm_u3c1      u3c1_addr.bit.b5
+#define     u3lch_u3c1      u3c1_addr.bit.b6
+#define     sclkstpb_u3c1   u3c1_addr.bit.b7
+#define     u3ere_u3c1      u3c1_addr.bit.b7
+
+/*------------------------------------------------------
+    u4c1
+------------------------------------------------------*/
+union byte_def u4c1_addr;
+#define     u4c1            u4c1_addr.byte
+#define     te_u4c1         u4c1_addr.bit.b0
+#define     ti_u4c1         u4c1_addr.bit.b1
+#define     re_u4c1         u4c1_addr.bit.b2
+#define     ri_u4c1         u4c1_addr.bit.b3
+#define     u4irs_u4c1      u4c1_addr.bit.b4
+#define     u4rrm_u4c1      u4c1_addr.bit.b5
+#define     u4lch_u4c1      u4c1_addr.bit.b6
+#define     sclkstpb_u4c1   u4c1_addr.bit.b7
+#define     u4ere_u4c1      u4c1_addr.bit.b7
+
+/*------------------------------------------------------
+    u5c1
+------------------------------------------------------*/
+union byte_def u5c1_addr;
+#define     u5c1            u5c1_addr.byte
+#define     te_u5c1         u5c1_addr.bit.b0
+#define     ti_u5c1         u5c1_addr.bit.b1
+#define     re_u5c1         u5c1_addr.bit.b2
+#define     ri_u5c1         u5c1_addr.bit.b3
+                                                 /* (b7-b4) Nothing is assigned */
+
+/*------------------------------------------------------
+    u6c1
+------------------------------------------------------*/
+union byte_def u6c1_addr;
+#define     u6c1            u6c1_addr.byte
+#define     te_u6c1         u6c1_addr.bit.b0
+#define     ti_u6c1         u6c1_addr.bit.b1
+#define     re_u6c1         u6c1_addr.bit.b2
+#define     ri_u6c1         u6c1_addr.bit.b3
+                                                 /* (b7-b4) Nothing is assigned */
+
+/*------------------------------------------------------
+
+------------------------------------------------------*/
+union byte_def ircon_addr;
+#define     ircon           ircon_addr.byte
+#define     irsel           ircon_addr.bit.b0
+#define     plssel          ircon_addr.bit.b1
+#define     irtpol          ircon_addr.bit.b2
+#define     irrpol          ircon_addr.bit.b3
+#define     irpd0           ircon_addr.bit.b4
+#define     irpd1           ircon_addr.bit.b5
+#define     irck            ircon_addr.bit.b6
+                                                 /* (b7) Nothing is assigned */
+
+/*------------------------------------------------------
+
+------------------------------------------------------*/
+union byte_def u56con_addr;
+#define     u56con          u56con_addr.byte
+#define     u5irs           u56con_addr.bit.b0
+#define     u6irs           u56con_addr.bit.b1
+#define     u5rrm           u56con_addr.bit.b2
+#define     u6rrm           u56con_addr.bit.b3
+                                            /* (b7-b4) Reserved bit (Set to 0) */
+
+/*------------------------------------------------------
+
+------------------------------------------------------*/
+union byte_def u56is_addr;
+#define     u56is           u56is_addr.byte
+#define     u5clk           u56is_addr.bit.b0
+#define     u5rxd           u56is_addr.bit.b1
+#define     u5cts           u56is_addr.bit.b2
+                                                 /* (b3) Nothing is assigned */
+#define     u6clk           u56is_addr.bit.b4
+#define     u6rxd           u56is_addr.bit.b5
+#define     u6cts           u56is_addr.bit.b6
+                                                 /* (b7) Nothing is assigned */
+
+/*------------------------------------------------------
+
+------------------------------------------------------*/
+union byte_def rtp0r_addr;
+#define     rtp0r           rtp0r_addr.byte
+#define     rtp00           rtp0r_addr.bit.b0
+#define     rtp01           rtp0r_addr.bit.b1
+#define     rtp02           rtp0r_addr.bit.b2
+                                                 /* (b7-b3) Nothing is assigned */
+/*------------------------------------------------------
+
+------------------------------------------------------*/
+union byte_def rtp1r_addr;
+#define     rtp1r           rtp1r_addr.byte
+#define     rtp10           rtp1r_addr.bit.b0
+#define     rtp11           rtp1r_addr.bit.b1
+#define     rtp12           rtp1r_addr.bit.b2
+                                                 /* (b7-b3) Nothing is assigned */
+/*------------------------------------------------------
+
+------------------------------------------------------*/
+union byte_def rtp2r_addr;
+#define     rtp2r           rtp2r_addr.byte
+#define     rtp20           rtp2r_addr.bit.b0
+#define     rtp21           rtp2r_addr.bit.b1
+#define     rtp22           rtp2r_addr.bit.b2
+                                                 /* (b7-b3) Nothing is assigned */
+/*------------------------------------------------------
+
+------------------------------------------------------*/
+union byte_def rtp3r_addr;
+#define     rtp3r           rtp3r_addr.byte
+#define     rtp30           rtp3r_addr.bit.b0
+#define     rtp31           rtp3r_addr.bit.b1
+#define     rtp32           rtp3r_addr.bit.b2
+                                                 /* (b7-b3) Nothing is assigned */
+
+/*------------------------------------------------------
+    A/D0 control register 0
+------------------------------------------------------*/
+union byte_def ad0con0_addr;
+#define     ad0con0      ad0con0_addr.byte
+
+#define     ch0_ad0con0     ad0con0_addr.bit.b0  /* Analog input pin select bit */
+#define     ch1_ad0con0     ad0con0_addr.bit.b1  /* Analog input pin select bit */
+#define     ch2_ad0con0     ad0con0_addr.bit.b2  /* Analog input pin select bit */
+#define     md0_ad0con0     ad0con0_addr.bit.b3  /* A/D operation mode select bit 0 */
+#define     md1_ad0con0     ad0con0_addr.bit.b4  /* A/D operation mode select bit 0 */
+#define     trg_ad0con0     ad0con0_addr.bit.b5  /* Trigger select bit */
+#define     adst_ad0con0    ad0con0_addr.bit.b6  /* A/D conversion start flag */
+#define     cks0_ad0con0    ad0con0_addr.bit.b7  /* Frequency select bit 0 */
+
+/*------------------------------------------------------
+    A/D0 control  register 1
+------------------------------------------------------*/
+union byte_def ad0con1_addr;
+#define     ad0con1      ad0con1_addr.byte
+
+#define     scan0_ad0con1   ad0con1_addr.bit.b0  /* A/D sweep pin select bit */
+#define     scan1_ad0con1   ad0con1_addr.bit.b1  /* A/D sweep pin select bit */
+#define     md2_ad0con1     ad0con1_addr.bit.b2  /* A/D operation mode select bit 1 */
+#define     bits_ad0con1    ad0con1_addr.bit.b3  /* 8/10-bit mode select bit */
+#define     cks1_ad0con1    ad0con1_addr.bit.b4  /* Frequency select bit 1 */
+#define     vcut_ad0con1    ad0con1_addr.bit.b5  /* Vref connection bit */
+#define     opa0_ad0con1    ad0con1_addr.bit.b6  /* External op-amp connection mode bit */
+#define     opa1_ad0con1    ad0con1_addr.bit.b7  /* External op-amp connection mode bit */
+
+/*------------------------------------------------------
+    A/D0 control register 2
+------------------------------------------------------*/
+union byte_def ad0con2_addr;
+#define     ad0con2      ad0con2_addr.byte
+
+#define     smp_ad0con2     ad0con2_addr.bit.b0  /* A/D conversion method select bit */
+#define     aps0_ad0con2    ad0con2_addr.bit.b1  /* Analog input port select bit */
+#define     aps1_ad0con2    ad0con2_addr.bit.b2  /* Analog input port select bit */
+                                                 /* (b4-b3) Nothing is assigned */
+#define     trg0_ad0con2    ad0con2_addr.bit.b5  /* External trigger request cause select bit */
+                                                 /* (b7-b6) Reserved bit (Set to 0) */
+
+/*------------------------------------------------------
+    A/D0 Control Register 3
+------------------------------------------------------*/
+union byte_def ad0con3_addr;
+#define     ad0con3      ad0con3_addr.byte
+
+#define     dus_ad0con3     ad0con3_addr.bit.b0  /* DMAC operation select bit */
+#define     mss_ad0con3     ad0con3_addr.bit.b1  /* Multi-port sweep mode select bit */
+#define     cks2_ad0con3    ad0con3_addr.bit.b2  /* Frequency select bit */
+#define     msf0_ad0con3    ad0con3_addr.bit.b3  /* Multi-port sweep status flag */
+#define     msf1_ad0con3    ad0con3_addr.bit.b4  /* Multi-port sweep status flag */
+                                                 /* (b7-b5):Reserved bit (Set to 0) */
+
+/*------------------------------------------------------
+    A/D0 Control Register 4
+------------------------------------------------------*/
+union byte_def ad0con4_addr;
+#define     ad0con4      ad0con4_addr.byte
+                                                /* (b1-b0) Reserved bit (Set to 0) */
+#define     mps10_ad0con4   ad0con4_addr.bit.b2 /* Multi-port sweep port select bit */
+#define     mps11_ad0con4   ad0con4_addr.bit.b3 /* Multi-port sweep port select bit */
+                                                /* (b7-b4) Reserved bit (Set to 0) */
+
+/*------------------------------------------------------
+    D/A control register
+------------------------------------------------------*/
+union byte_def dacon_addr;
+#define     dacon       dacon_addr.byte
+
+#define     da0e        dacon_addr.bit.b0   /* D/A0 output enable bit */
+#define     da1e        dacon_addr.bit.b1   /* D/A1 output enable bit */
+                                            /* (b7-b2) Nothing is assigned */
+
+/*------------------------------------------------------
+    D/A control register 1
+------------------------------------------------------*/
+union byte_def dacon1_addr;
+#define     dacon1      dacon1_addr.byte
+
+#define     dat00       dacon1_addr.bit.b0
+#define     dat01       dacon1_addr.bit.b1
+#define     dat10       dacon1_addr.bit.b2
+#define     dat11       dacon1_addr.bit.b3
+                                            /* (b7-b4) Nothing is assigned */
+
+/*------------------------------------------------------
+    SI/O Communication Mode Register 0
+------------------------------------------------------*/
+union byte_def g0mr_addr;
+#define     g0mr    g0mr_addr.byte
+
+#define     gmd0_g0mr   g0mr_addr.bit.b0    /* (b1-b0) Communication mode select bit */
+#define     gmd1_g0mr   g0mr_addr.bit.b1
+#define     ckdir_g0mr  g0mr_addr.bit.b2    /* Internal/external clock select bit */
+                                            /* (b5-b3) Reserved bit (Set to 0) */
+#define     uform_g0mr  g0mr_addr.bit.b6    /* Transfer direction select bit */
+#define     irs_g0mr    g0mr_addr.bit.b7    /* Transmit interrupt cause select bit */
+
+/*------------------------------------------------------
+    SI/O Communication Control Register 0
+------------------------------------------------------*/
+union byte_def g0cr_addr;
+#define     g0cr    g0cr_addr.byte
+
+#define     ti_g0cr     g0cr_addr.bit.b0    /* Transmit buffer empty flag */
+#define     txept_g0cr  g0cr_addr.bit.b1    /* Transmit register empty flag */
+#define     ri_g0cr     g0cr_addr.bit.b2    /* Receive complete flag */
+                                            /* (b3) Nothing is assigned */
+#define     te_g0cr     g0cr_addr.bit.b4    /* Transmit enable bit */
+#define     re_g0cr     g0cr_addr.bit.b5    /* Receive enable bit */
+                                            /* (b7-b6) Reserved bit (Set to 0) */
+
+/*------------------------------------------------------
+    SI/O Expansion Mode Register 0
+------------------------------------------------------*/
+union byte_def g0emr_addr;
+#define     g0emr       g0emr_addr.byte
+                                                /* (b0) Reserved bit (Set to 0) */
+#define     crcv_g0emr      g0emr_addr.bit.b1   /* CRC default value select bit */
+#define     acrc_g0emr      g0emr_addr.bit.b2   /* CRC reset select bit */
+#define     bsint_g0emr     g0emr_addr.bit.b3   /* Bit stuffing error interrupt select bit */
+#define     rxsl_g0emr      g0emr_addr.bit.b4   /* Receive source switch bit */
+#define     txsl_g0emr      g0emr_addr.bit.b5   /* Transmit source switch bit */
+#define     crc0_g0emr      g0emr_addr.bit.b6   /* CRC generation polynomial select bit */
+#define     crc1_g0emr      g0emr_addr.bit.b7   /* CRC generation polynomial select bit */
+
+/*------------------------------------------------------
+    SI/O Expansion Transmit Control Register 0
+------------------------------------------------------*/
+union byte_def g0etc_addr;
+#define     g0etc       g0etc_addr.byte
+                                                /* (b2-b0) Reserved bit (Set to 0) */
+                                                /* (b3) Reserved bit (Set to 0) */
+#define     tcrce_g0etc     g0etc_addr.bit.b4   /* Transmit CRC enable bit */
+                                                /* (b5) Reserved bit (Set to 0) */
+#define     tbsf0_g0etc     g0etc_addr.bit.b6   /* Transmit bit stuffing "1" insert select bit */
+#define     tbsf1_g0etc     g0etc_addr.bit.b7   /* Transmit bit stuffing "0" insert select bit */
+
+/*------------------------------------------------------
+    SI/O Expansion Receive Control Register 0
+------------------------------------------------------*/
+union byte_def g0erc_addr;
+#define     g0erc       g0erc_addr.byte
+#define     cmp0e_g0erc     g0erc_addr.bit.b0   /* Data compare function 0 select bit */
+#define     cmp1e_g0erc     g0erc_addr.bit.b1   /* Data compare function 1 select bit */
+#define     cmp2e_g0erc     g0erc_addr.bit.b2   /* Data compare function 2 select bit */
+#define     cmp3e_g0erc     g0erc_addr.bit.b3   /* Data compare function 3 select bit */
+#define     rcrce_g0erc     g0erc_addr.bit.b4   /* Receive CRC enable bit */
+#define     rshte_g0erc     g0erc_addr.bit.b5   /* Receive shift operation enable bit */
+#define     rbsf0_g0erc     g0erc_addr.bit.b6   /* Receive bit stuffing "1" delete select bit */
+#define     rbsf1_g0erc     g0erc_addr.bit.b7   /* Receive bit stuffing "0" delete select bit */
+
+/*------------------------------------------------------
+    SI/O Special Communication Interrupt Detect Register 0
+------------------------------------------------------*/
+union byte_def g0irf_addr;
+#define     g0irf       g0irf_addr.byte
+                                                /* (b1-b0) Reserved bit (Set to 0) */
+#define     bserr_g0irf     g0irf_addr.bit.b2   /* Bit stuffing error detect flag */
+                                                /* (b3) Reserved bit (Set to 0) */
+#define     irf0_g0irf      g0irf_addr.bit.b4   /* Interrupt cause determination flag 0 */
+#define     irf1_g0irf      g0irf_addr.bit.b5   /* Interrupt cause determination flag 1 */
+#define     irf2_g0irf      g0irf_addr.bit.b6   /* Interrupt cause determination flag 2 */
+#define     irf3_g0irf      g0irf_addr.bit.b7   /* Interrupt cause determination flag 3 */
+
+/*------------------------------------------------------
+    Receive Data Register 0
+------------------------------------------------------*/
+union byte_def g0dr_addr;
+#define     g0dr       g0dr_addr.byte
+
+/*------------------------------------------------------
+    Transmit Buffer Register 0
+------------------------------------------------------*/
+union byte_def g0tb_addr;
+#define     g0tb       g0tb_addr.byte
+
+/*------------------------------------------------------
+    Data Compare Register 00
+------------------------------------------------------*/
+union byte_def g0cmp0_addr;
+#define     g0cmp0       g0cmp0_addr.byte
+
+/*------------------------------------------------------
+    Data Compare Register 01
+------------------------------------------------------*/
+union byte_def g0cmp1_addr;
+#define     g0cmp1       g0cmp1_addr.byte
+
+/*------------------------------------------------------
+    Data Compare Register 02
+------------------------------------------------------*/
+union byte_def g0cmp2_addr;
+#define     g0cmp2       g0cmp2_addr.byte
+
+/*------------------------------------------------------
+    Data Compare Register 03
+------------------------------------------------------*/
+union byte_def g0cmp3_addr;
+#define     g0cmp3       g0cmp3_addr.byte
+
+/*------------------------------------------------------
+    Data Mask Register 00
+------------------------------------------------------*/
+union byte_def g0msk0_addr;
+#define     g0msk0       g0msk0_addr.byte
+
+/*------------------------------------------------------
+    Data Mask Register 01
+------------------------------------------------------*/
+union byte_def g0msk1_addr;
+#define     g0msk1       g0msk1_addr.byte
+
+/*------------------------------------------------------
+    Communication Clock Select Register
+------------------------------------------------------*/
+union byte_def ccs_addr;
+#define     ccs       ccs_addr.byte
+
+#define     ccs0      ccs_addr.bit.b0   /* Communication unit 0 clock select bit */
+#define     ccs1      ccs_addr.bit.b1   /* Communication unit 0 clock select bit */
+#define     ccs2      ccs_addr.bit.b2   /* Communication unit 1 clock select bit */
+#define     ccs3      ccs_addr.bit.b3   /* Communication unit 1 clock select bit */
+                                        /* (b7-b4) Nothing is assigned */
+
+/*------------------------------------------------------
+    Transmit Output Register 0
+------------------------------------------------------*/
+union byte_def g0to_addr;
+#define     g0to       g0to_addr.byte
+
+/*------------------------------------------------------
+    Receive Input Register 0
+------------------------------------------------------*/
+union byte_def g0ri_addr;
+#define     g0ri       g0ri_addr.byte
+
+/*------------------------------------------------------
+    Base Timer Control Register 10
+------------------------------------------------------*/
+union byte_def g1bcr0_addr;
+#define     g1bcr0       g1bcr0_addr.byte
+#define     bck0_g1bcr0        g1bcr0_addr.bit.b0   /* (b1-b0) Count source select bit */
+#define     bck1_g1bcr0        g1bcr0_addr.bit.b1
+#define     div0_g1bcr0        g1bcr0_addr.bit.b2   /* (b6-b2) Count source division ratio select bit */
+#define     div1_g1bcr0        g1bcr0_addr.bit.b3
+#define     div2_g1bcr0        g1bcr0_addr.bit.b4
+#define     div3_g1bcr0        g1bcr0_addr.bit.b5
+#define     div4_g1bcr0        g1bcr0_addr.bit.b6
+#define     it_g1bcr0          g1bcr0_addr.bit.b7   /* Base timer interrupt select bit */
+
+/*------------------------------------------------------
+    Base Timer Control Register 11
+------------------------------------------------------*/
+union byte_def g1bcr1_addr;
+#define     g1bcr1       g1bcr1_addr.byte
+                                                    /* (b0) Nothing is assigned */
+#define     rst1_g1bcr1        g1bcr1_addr.bit.b1   /* Base timer reset cause select bit 1 */
+#define     rst2_g1bcr1        g1bcr1_addr.bit.b2   /* Base timer reset cause select bit 2 */
+                                                    /* (b3) Reserved bit (Set to 0) */
+#define     bts_g1bcr1         g1bcr1_addr.bit.b4   /* Base timer start bit */
+#define     ud0_g1bcr1         g1bcr1_addr.bit.b5   /* (b6-b5) Counter increment/decrement control bit */
+#define     ud1_g1bcr1         g1bcr1_addr.bit.b6
+                                                    /* (b7) Nothing is assigned */
+
+/*------------------------------------------------------
+    Time Measurement Control Register 10
+------------------------------------------------------*/
+union byte_def g1tmcr0_addr;
+#define     g1tmcr0       g1tmcr0_addr.byte
+#define     cts0_g1tmcr0      g1tmcr0_addr.bit.b0   /* (b1b0) Time measurement trigger select bit */
+#define     cts1_g1tmcr0      g1tmcr0_addr.bit.b1
+#define     df0_g1tmcr0       g1tmcr0_addr.bit.b2   /* (b3b2) Digital filter function select bit */
+#define     df1_g1tmcr0       g1tmcr0_addr.bit.b3
+#define     gt_g1tmcr0        g1tmcr0_addr.bit.b4   /* Gate function select bit */
+#define     goc_g1tmcr0       g1tmcr0_addr.bit.b5   /* Gate function clear select bit */
+#define     gsc_g1tmcr0       g1tmcr0_addr.bit.b6   /* Gate function clear bit */
+#define     pr_g1tmcr0        g1tmcr0_addr.bit.b7   /* Prescaler function select bit */
+
+/*------------------------------------------------------
+    Time Measurement Control Register 11
+------------------------------------------------------*/
+union byte_def g1tmcr1_addr;
+#define     g1tmcr1       g1tmcr1_addr.byte
+#define     cts0_g1tmcr1      g1tmcr1_addr.bit.b0
+#define     cts1_g1tmcr1      g1tmcr1_addr.bit.b1
+#define     df0_g1tmcr1       g1tmcr1_addr.bit.b2
+#define     df1_g1tmcr1       g1tmcr1_addr.bit.b3
+#define     gt_g1tmcr1        g1tmcr1_addr.bit.b4
+#define     goc_g1tmcr1       g1tmcr1_addr.bit.b5
+#define     gsc_g1tmcr1       g1tmcr1_addr.bit.b6
+#define     pr_g1tmcr1        g1tmcr1_addr.bit.b7
+
+/*------------------------------------------------------
+    Time Measurement Control Register 12
+------------------------------------------------------*/
+union byte_def g1tmcr2_addr;
+#define     g1tmcr2       g1tmcr2_addr.byte
+#define     cts0_g1tmcr2      g1tmcr2_addr.bit.b0
+#define     cts1_g1tmcr2      g1tmcr2_addr.bit.b1
+#define     df0_g1tmcr2       g1tmcr2_addr.bit.b2
+#define     df1_g1tmcr2       g1tmcr2_addr.bit.b3
+#define     gt_g1tmcr2        g1tmcr2_addr.bit.b4
+#define     goc_g1tmcr2       g1tmcr2_addr.bit.b5
+#define     gsc_g1tmcr2       g1tmcr2_addr.bit.b6
+#define     pr_g1tmcr2        g1tmcr2_addr.bit.b7
+
+/*------------------------------------------------------
+    Time Measurement Control Register 13
+------------------------------------------------------*/
+union byte_def g1tmcr3_addr;
+#define     g1tmcr3       g1tmcr3_addr.byte
+#define     cts0_g1tmcr3      g1tmcr3_addr.bit.b0
+#define     cts1_g1tmcr3      g1tmcr3_addr.bit.b1
+#define     df0_g1tmcr3       g1tmcr3_addr.bit.b2
+#define     df1_g1tmcr3       g1tmcr3_addr.bit.b3
+#define     gt_g1tmcr3        g1tmcr3_addr.bit.b4
+#define     goc_g1tmcr3       g1tmcr3_addr.bit.b5
+#define     gsc_g1tmcr3       g1tmcr3_addr.bit.b6
+#define     pr_g1tmcr3        g1tmcr3_addr.bit.b7
+
+/*------------------------------------------------------
+    Time Measurement Control Register 14
+------------------------------------------------------*/
+union byte_def g1tmcr4_addr;
+#define     g1tmcr4       g1tmcr4_addr.byte
+#define     cts0_g1tmcr4      g1tmcr4_addr.bit.b0
+#define     cts1_g1tmcr4      g1tmcr4_addr.bit.b1
+#define     df0_g1tmcr4       g1tmcr4_addr.bit.b2
+#define     df1_g1tmcr4       g1tmcr4_addr.bit.b3
+#define     gt_g1tmcr4        g1tmcr4_addr.bit.b4
+#define     goc_g1tmcr4       g1tmcr4_addr.bit.b5
+#define     gsc_g1tmcr4       g1tmcr4_addr.bit.b6
+#define     pr_g1tmcr4        g1tmcr4_addr.bit.b7
+
+/*------------------------------------------------------
+    Time Measurement Control Register 15
+------------------------------------------------------*/
+union byte_def g1tmcr5_addr;
+#define     g1tmcr5       g1tmcr5_addr.byte
+#define     cts0_g1tmcr5      g1tmcr5_addr.bit.b0
+#define     cts1_g1tmcr5      g1tmcr5_addr.bit.b1
+#define     df0_g1tmcr5       g1tmcr5_addr.bit.b2
+#define     df1_g1tmcr5       g1tmcr5_addr.bit.b3
+#define     gt_g1tmcr5        g1tmcr5_addr.bit.b4
+#define     goc_g1tmcr5       g1tmcr5_addr.bit.b5
+#define     gsc_g1tmcr5       g1tmcr5_addr.bit.b6
+#define     pr_g1tmcr5        g1tmcr5_addr.bit.b7
+
+/*------------------------------------------------------
+    Time Measurement Control Register 16
+------------------------------------------------------*/
+union byte_def g1tmcr6_addr;
+#define     g1tmcr6       g1tmcr6_addr.byte
+#define     cts0_g1tmcr6      g1tmcr6_addr.bit.b0
+#define     cts1_g1tmcr6      g1tmcr6_addr.bit.b1
+#define     df0_g1tmcr6       g1tmcr6_addr.bit.b2
+#define     df1_g1tmcr6       g1tmcr6_addr.bit.b3
+#define     gt_g1tmcr6        g1tmcr6_addr.bit.b4
+#define     goc_g1tmcr6       g1tmcr6_addr.bit.b5
+#define     gsc_g1tmcr6       g1tmcr6_addr.bit.b6
+#define     pr_g1tmcr6        g1tmcr6_addr.bit.b7
+
+/*------------------------------------------------------
+    Time Measurement Control Register 17
+------------------------------------------------------*/
+union byte_def g1tmcr7_addr;
+#define     g1tmcr7       g1tmcr7_addr.byte
+#define     cts0_g1tmcr7      g1tmcr7_addr.bit.b0
+#define     cts1_g1tmcr7      g1tmcr7_addr.bit.b1
+#define     df0_g1tmcr7       g1tmcr7_addr.bit.b2
+#define     df1_g1tmcr7       g1tmcr7_addr.bit.b3
+#define     gt_g1tmcr7        g1tmcr7_addr.bit.b4
+#define     goc_g1tmcr7       g1tmcr7_addr.bit.b5
+#define     gsc_g1tmcr7       g1tmcr7_addr.bit.b6
+#define     pr_g1tmcr7        g1tmcr7_addr.bit.b7
+
+/*------------------------------------------------------
+    Time Measurement Prescaler Register 16
+------------------------------------------------------*/
+union byte_def g1tpr6_addr;
+#define     g1tpr6       g1tpr6_addr.byte
+
+/*------------------------------------------------------
+    Time Measurement Prescaler Register 17
+------------------------------------------------------*/
+union byte_def g1tpr7_addr;
+#define     g1tpr7       g1tpr7_addr.byte
+
+/*------------------------------------------------------
+    Waveform Generation Control Register 10
+------------------------------------------------------*/
+union byte_def g1pocr0_addr;
+#define     g1pocr0       g1pocr0_addr.byte
+#define     mod0_g1pocr0        g1pocr0_addr.bit.b0     /* (b2-b0) Operation mode select bit */
+#define     mod1_g1pocr0        g1pocr0_addr.bit.b1
+#define     mod2_g1pocr0        g1pocr0_addr.bit.b2
+                                                        /* (b3) Nothing is assigned */
+#define     ivl_g1pocr0         g1pocr0_addr.bit.b4     /* Output initial value select bit */
+#define     rld_g1pocr0         g1pocr0_addr.bit.b5     /* G1POj register value reload timing select bit */
+#define     btre_g1pocr0        g1pocr0_addr.bit.b6     /* Base timer reset enable bit */
+#define     inv_g1pocr0         g1pocr0_addr.bit.b7     /* Inverse output function select bit */
+
+/*------------------------------------------------------
+     Waveform Generation Control Register 11
+------------------------------------------------------*/
+union byte_def g1pocr1_addr;
+#define     g1pocr1       g1pocr1_addr.byte
+#define     mod0_g1pocr1        g1pocr1_addr.bit.b0
+#define     mod1_g1pocr1        g1pocr1_addr.bit.b1
+#define     mod2_g1pocr1        g1pocr1_addr.bit.b2
+
+#define     ivl_g1pocr1         g1pocr1_addr.bit.b4
+#define     rld_g1pocr1         g1pocr1_addr.bit.b5
+#define     btre_g1pocr1        g1pocr1_addr.bit.b6
+#define     inv_g1pocr1         g1pocr1_addr.bit.b7
+
+/*------------------------------------------------------
+     Waveform Generation Control Register 12
+------------------------------------------------------*/
+union byte_def g1pocr2_addr;
+#define     g1pocr2       g1pocr2_addr.byte
+#define     mod0_g1pocr2        g1pocr2_addr.bit.b0
+#define     mod1_g1pocr2        g1pocr2_addr.bit.b1
+#define     mod2_g1pocr2        g1pocr2_addr.bit.b2
+
+#define     ivl_g1pocr2         g1pocr2_addr.bit.b4
+#define     rld_g1pocr2         g1pocr2_addr.bit.b5
+#define     btre_g1pocr2        g1pocr2_addr.bit.b6
+#define     inv_g1pocr2         g1pocr2_addr.bit.b7
+
+/*------------------------------------------------------
+     Waveform Generation Control Register 13
+------------------------------------------------------*/
+union byte_def g1pocr3_addr;
+#define     g1pocr3       g1pocr3_addr.byte
+#define     mod0_g1pocr3        g1pocr3_addr.bit.b0
+#define     mod1_g1pocr3        g1pocr3_addr.bit.b1
+#define     mod2_g1pocr3        g1pocr3_addr.bit.b2
+
+#define     ivl_g1pocr3         g1pocr3_addr.bit.b4
+#define     rld_g1pocr3         g1pocr3_addr.bit.b5
+#define     btre_g1pocr3        g1pocr3_addr.bit.b6
+#define     inv_g1pocr3         g1pocr3_addr.bit.b7
+
+/*------------------------------------------------------
+     Waveform Generation Control Register 14
+------------------------------------------------------*/
+union byte_def g1pocr4_addr;
+#define     g1pocr4       g1pocr4_addr.byte
+#define     mod0_g1pocr4        g1pocr4_addr.bit.b0
+#define     mod1_g1pocr4        g1pocr4_addr.bit.b1
+#define     mod2_g1pocr4        g1pocr4_addr.bit.b2
+
+#define     ivl_g1pocr4         g1pocr4_addr.bit.b4
+#define     rld_g1pocr4         g1pocr4_addr.bit.b5
+#define     btre_g1pocr4        g1pocr4_addr.bit.b6
+#define     inv_g1pocr4         g1pocr4_addr.bit.b7
+
+/*------------------------------------------------------
+     Waveform Generation Control Register 15
+------------------------------------------------------*/
+union byte_def g1pocr5_addr;
+#define     g1pocr5       g1pocr5_addr.byte
+#define     mod0_g1pocr5        g1pocr5_addr.bit.b0
+#define     mod1_g1pocr5        g1pocr5_addr.bit.b1
+#define     mod2_g1pocr5        g1pocr5_addr.bit.b2
+
+#define     ivl_g1pocr5         g1pocr5_addr.bit.b4
+#define     rld_g1pocr5         g1pocr5_addr.bit.b5
+#define     btre_g1pocr5        g1pocr5_addr.bit.b6
+#define     inv_g1pocr5         g1pocr5_addr.bit.b7
+
+/*------------------------------------------------------
+     Waveform Generation Control Register 16
+------------------------------------------------------*/
+union byte_def g1pocr6_addr;
+#define     g1pocr6       g1pocr6_addr.byte
+#define     mod0_g1pocr6        g1pocr6_addr.bit.b0
+#define     mod1_g1pocr6        g1pocr6_addr.bit.b1
+#define     mod2_g1pocr6        g1pocr6_addr.bit.b2
+
+#define     ivl_g1pocr6         g1pocr6_addr.bit.b4
+#define     rld_g1pocr6         g1pocr6_addr.bit.b5
+#define     btre_g1pocr6        g1pocr6_addr.bit.b6
+#define     inv_g1pocr6         g1pocr6_addr.bit.b7
+
+/*------------------------------------------------------
+     Waveform Generation Control Register 17
+------------------------------------------------------*/
+union byte_def g1pocr7_addr;
+#define     g1pocr7       g1pocr7_addr.byte
+#define     mod0_g1pocr7        g1pocr7_addr.bit.b0
+#define     mod1_g1pocr7        g1pocr7_addr.bit.b1
+#define     mod2_g1pocr7        g1pocr7_addr.bit.b2
+
+#define     ivl_g1pocr7         g1pocr7_addr.bit.b4
+#define     rld_g1pocr7         g1pocr7_addr.bit.b5
+#define     btre_g1pocr7        g1pocr7_addr.bit.b6
+#define     inv_g1pocr7         g1pocr7_addr.bit.b7
+
+/*------------------------------------------------------
+    Waveform Generation Control Register 20
+------------------------------------------------------*/
+union byte_def g2pocr0_addr;
+#define     g2pocr0       g2pocr0_addr.byte
+#define     mod0_g2pocr0        g2pocr0_addr.bit.b0     /* (b2-b0) Operation mode select bit */
+#define     mod1_g2pocr0        g2pocr0_addr.bit.b1
+#define     mod2_g2pocr0        g2pocr0_addr.bit.b2
+                                                        /* (b3) Nothing is assigned */
+#define     ivl_g2pocr0         g2pocr0_addr.bit.b4     /* Output initial value select bit */
+#define     rld_g2pocr0         g2pocr0_addr.bit.b5     /* G2POj register value reload timing select bit */
+#define     btre_g2pocr0        g2pocr0_addr.bit.b6     /* Base timer reset enable bit */
+#define     inv_g2pocr0         g2pocr0_addr.bit.b7     /* Inverse output function select bit */
+
+/*------------------------------------------------------
+     Waveform Generation Control Register 21
+------------------------------------------------------*/
+union byte_def g2pocr1_addr;
+#define     g2pocr1       g2pocr1_addr.byte
+#define     mod0_g2pocr1        g2pocr1_addr.bit.b0
+#define     mod1_g2pocr1        g2pocr1_addr.bit.b1
+#define     mod2_g2pocr1        g2pocr1_addr.bit.b2
+
+#define     ivl_g2pocr1         g2pocr1_addr.bit.b4
+#define     rld_g2pocr1         g2pocr1_addr.bit.b5
+#define     btre_g2pocr1        g2pocr1_addr.bit.b6
+#define     inv_g2pocr1         g2pocr1_addr.bit.b7
+
+/*------------------------------------------------------
+     Waveform Generation Control Register 22
+------------------------------------------------------*/
+union byte_def g2pocr2_addr;
+#define     g2pocr2       g2pocr2_addr.byte
+#define     mod0_g2pocr2        g2pocr2_addr.bit.b0
+#define     mod1_g2pocr2        g2pocr2_addr.bit.b1
+#define     mod2_g2pocr2        g2pocr2_addr.bit.b2
+
+#define     ivl_g2pocr2         g2pocr2_addr.bit.b4
+#define     rld_g2pocr2         g2pocr2_addr.bit.b5
+#define     btre_g2pocr2        g2pocr2_addr.bit.b6
+#define     inv_g2pocr2         g2pocr2_addr.bit.b7
+
+/*------------------------------------------------------
+     Waveform Generation Control Register 23
+------------------------------------------------------*/
+union byte_def g2pocr3_addr;
+#define     g2pocr3       g2pocr3_addr.byte
+#define     mod0_g2pocr3        g2pocr3_addr.bit.b0
+#define     mod1_g2pocr3        g2pocr3_addr.bit.b1
+#define     mod2_g2pocr3        g2pocr3_addr.bit.b2
+
+#define     ivl_g2pocr3         g2pocr3_addr.bit.b4
+#define     rld_g2pocr3         g2pocr3_addr.bit.b5
+#define     btre_g2pocr3        g2pocr3_addr.bit.b6
+#define     inv_g2pocr3         g2pocr3_addr.bit.b7
+
+/*------------------------------------------------------
+     Waveform Generation Control Register 24
+------------------------------------------------------*/
+union byte_def g2pocr4_addr;
+#define     g2pocr4       g2pocr4_addr.byte
+#define     mod0_g2pocr4        g2pocr4_addr.bit.b0
+#define     mod1_g2pocr4        g2pocr4_addr.bit.b1
+#define     mod2_g2pocr4        g2pocr4_addr.bit.b2
+
+#define     ivl_g2pocr4         g2pocr4_addr.bit.b4
+#define     rld_g2pocr4         g2pocr4_addr.bit.b5
+#define     btre_g2pocr4        g2pocr4_addr.bit.b6
+#define     inv_g2pocr4         g2pocr4_addr.bit.b7
+
+/*------------------------------------------------------
+     Waveform Generation Control Register 25
+------------------------------------------------------*/
+union byte_def g2pocr5_addr;
+#define     g2pocr5       g2pocr5_addr.byte
+#define     mod0_g2pocr5        g2pocr5_addr.bit.b0
+#define     mod1_g2pocr5        g2pocr5_addr.bit.b1
+#define     mod2_g2pocr5        g2pocr5_addr.bit.b2
+
+#define     ivl_g2pocr5         g2pocr5_addr.bit.b4
+#define     rld_g2pocr5         g2pocr5_addr.bit.b5
+#define     btre_g2pocr5        g2pocr5_addr.bit.b6
+#define     inv_g2pocr5         g2pocr5_addr.bit.b7
+
+/*------------------------------------------------------
+     Waveform Generation Control Register 26
+------------------------------------------------------*/
+union byte_def g2pocr6_addr;
+#define     g2pocr6       g2pocr6_addr.byte
+#define     mod0_g2pocr6        g2pocr6_addr.bit.b0
+#define     mod1_g2pocr6        g2pocr6_addr.bit.b1
+#define     mod2_g2pocr6        g2pocr6_addr.bit.b2
+
+#define     ivl_g2pocr6         g2pocr6_addr.bit.b4
+#define     rld_g2pocr6         g2pocr6_addr.bit.b5
+#define     btre_g2pocr6        g2pocr6_addr.bit.b6
+#define     inv_g2pocr6         g2pocr6_addr.bit.b7
+
+/*------------------------------------------------------
+     Waveform Generation Control Register 27
+------------------------------------------------------*/
+union byte_def g2pocr7_addr;
+#define     g2pocr7       g2pocr7_addr.byte
+#define     mod0_g2pocr7        g2pocr7_addr.bit.b0
+#define     mod1_g2pocr7        g2pocr7_addr.bit.b1
+#define     mod2_g2pocr7        g2pocr7_addr.bit.b2
+
+#define     ivl_g2pocr7         g2pocr7_addr.bit.b4
+#define     rld_g2pocr7         g2pocr7_addr.bit.b5
+#define     btre_g2pocr7        g2pocr7_addr.bit.b6
+#define     inv_g2pocr7         g2pocr7_addr.bit.b7
+
+/*------------------------------------------------------
+    Base Timer Control Register 20
+------------------------------------------------------*/
+union byte_def g2bcr0_addr;
+#define     g2bcr0       g2bcr0_addr.byte
+#define     bck0_g2bcr0        g2bcr0_addr.bit.b0   /* (b1-b0) Count source select bit */
+#define     bck1_g2bcr0        g2bcr0_addr.bit.b1
+#define     div0_g2bcr0        g2bcr0_addr.bit.b2   /* (b6-b2) Count source division ratio select bit */
+#define     div1_g2bcr0        g2bcr0_addr.bit.b3
+#define     div2_g2bcr0        g2bcr0_addr.bit.b4
+#define     div3_g2bcr0        g2bcr0_addr.bit.b5
+#define     div4_g2bcr0        g2bcr0_addr.bit.b6
+#define     it_g2bcr0          g2bcr0_addr.bit.b7   /* Base timer interrupt select bit */
+
+/*------------------------------------------------------
+    Base Timer Control Register 21
+------------------------------------------------------*/
+union byte_def g2bcr1_addr;
+#define     g2bcr1       g2bcr1_addr.byte
+                                                    /* (b0) Nothing is assigned */
+#define     rst1_g2bcr1        g2bcr1_addr.bit.b1   /* Base timer reset cause select bit 1 */
+#define     rst2_g2bcr1        g2bcr1_addr.bit.b2   /* Base timer reset cause select bit 2 */
+                                                    /* (b3) Reserved bit (Set to 0) */
+#define     bts_g2bcr1         g2bcr1_addr.bit.b4   /* Base timer start bit */
+#define     ud0_g2bcr1         g2bcr1_addr.bit.b5   /* (b6-b5) Counter increment/decrement control bit */
+#define     ud1_g2bcr1         g2bcr1_addr.bit.b6
+                                                    /* (b7) Nothing is assigned */
+
+/*------------------------------------------------------
+    Base Timer Start Register
+------------------------------------------------------*/
+union byte_def btsr_addr;
+#define     btsr         btsr_addr.byte
+                                                    /* (b0) Reserved bit (Set to 0) */
+#define     bt1s               btsr_addr.bit.b1
+#define     bt2s               btsr_addr.bit.b2
+                                                    /* (b3) Reserved bit (Set to 0) */
+                                                    /* (b7-b4) Nothing is assigned */
+/*------------------------------------------------------
+
+------------------------------------------------------*/
+union byte_def iecr_addr;
+#define     iecr         iecr_addr.byte
+
+#define     ieb                iecr_addr.bit.b0
+#define     iets               iecr_addr.bit.b1
+#define     iebbs              iecr_addr.bit.b2
+                                                    /* (b5-b3) Nothing is assigned */
+#define     df                 iecr_addr.bit.b6
+#define     iem                iecr_addr.bit.b7
+
+/*------------------------------------------------------
+
+------------------------------------------------------*/
+union byte_def ietif_addr;
+#define     ietif        ietif_addr.byte
+
+#define     ietnf_ietif        ietif_addr.bit.b0
+#define     ieack_ietif        ietif_addr.bit.b1
+#define     ietmb_ietif        ietif_addr.bit.b2
+#define     iett_ietif         ietif_addr.bit.b3
+#define     ieabl_ietif        ietif_addr.bit.b4
+                                                    /* (b7-b5) Nothing is assigned */
+
+/*------------------------------------------------------
+
+------------------------------------------------------*/
+union byte_def ierif_addr;
+#define     ierif        ierif_addr.byte
+
+#define     ietnf_ierif        ierif_addr.bit.b0
+#define     iepcr_ierif        ierif_addr.bit.b1
+#define     iermb_ierif        ierif_addr.bit.b2
+#define     iert_ierif         ierif_addr.bit.b3
+#define     ieretc_ierif       ierif_addr.bit.b4
+                                                    /* (b7-b5) Nothing is assigned */
+
+/*------------------------------------------------------
+    SI/O Communication Mode Register 2
+------------------------------------------------------*/
+union byte_def g2mr_addr;
+#define     g2mr       g2mr_addr.byte
+#define     gmd0_g2mr    g2mr_addr.bit.b0   /* (b1-b0) Communication mode select bit */
+#define     gmd1_g2mr    g2mr_addr.bit.b1
+#define     ckdir_g2mr   g2mr_addr.bit.b2   /* Internal/external clock select bit */
+                                                    /* (b5-b3) Nothing is assigned */
+#define     uform_g2mr   g2mr_addr.bit.b6   /* Transfer direction select bit */
+#define     irs_g2mr     g2mr_addr.bit.b7   /* Transmit interrupt cause select bit */
+
+/*------------------------------------------------------
+    SI/O Communication Control Register 2
+------------------------------------------------------*/
+union byte_def g2cr_addr;
+#define     g2cr       g2cr_addr.byte
+#define     te_g2cr             g2cr_addr.bit.b0    /* Transmit enable bit */
+#define     txept_g2cr          g2cr_addr.bit.b1    /* Transmit register empty flag */
+#define     ti_g2cr             g2cr_addr.bit.b2    /* Transmit buffer empty flag */
+                                                    /* (b3) Nothing is assigned */
+#define     re_g2cr             g2cr_addr.bit.b4    /* Receive enable bit */
+#define     ri_g2cr             g2cr_addr.bit.b5    /* Receive complete flag */
+#define     opol_g2cr           g2cr_addr.bit.b6    /* ISRxD input polarity switch bit */
+#define     ipol_g2cr           g2cr_addr.bit.b7    /* ISTxD output polarity switch bit */
+
+/*------------------------------------------------------
+    Function Enable Register 2
+------------------------------------------------------*/
+union byte_def g2fe_addr;
+#define     g2fe       g2fe_addr.byte
+#define     ife0_g2fe    g2fe_addr.bit.b0   /* Channel 0 function enable bit */
+#define     ife1_g2fe    g2fe_addr.bit.b1   /* Channel 1 function enable bit */
+#define     ife2_g2fe    g2fe_addr.bit.b2   /* Channel 2 function enable bit */
+#define     ife3_g2fe    g2fe_addr.bit.b3   /* Channel 3 function enable bit */
+#define     ife4_g2fe    g2fe_addr.bit.b4   /* Channel 4 function enable bit */
+#define     ife5_g2fe    g2fe_addr.bit.b5   /* Channel 5 function enable bit */
+#define     ife6_g2fe    g2fe_addr.bit.b6   /* Channel 6 function enable bit */
+#define     ife7_g2fe    g2fe_addr.bit.b7   /* Channel 7 function enable bit */
+
+/*------------------------------------------------------
+
+------------------------------------------------------*/
+union byte_def g2rtp_addr;
+#define     g2rtp      g2rtp_addr.byte
+#define     rtp0_g2rtp   g2rtp_addr.bit.b0
+#define     rtp1_g2rtp   g2rtp_addr.bit.b1
+#define     rtp2_g2rtp   g2rtp_addr.bit.b2
+#define     rtp3_g2rtp   g2rtp_addr.bit.b3
+#define     rtp4_g2rtp   g2rtp_addr.bit.b4
+#define     rtp5_g2rtp   g2rtp_addr.bit.b5
+#define     rtp6_g2rtp   g2rtp_addr.bit.b6
+#define     rtp7_g2rtp   g2rtp_addr.bit.b7
+
+/*------------------------------------------------------
+    Function Select Register 1
+------------------------------------------------------*/
+union byte_def g1fs_addr;
+#define     g1fs       g1fs_addr.byte
+#define     fsc0_g1fs    g1fs_addr.bit.b0   /* Channel 0 time measurement/waveform generation function select bit */
+#define     fsc1_g1fs    g1fs_addr.bit.b1   /* Channel 1 time measurement/waveform generation function select bit */
+#define     fsc2_g1fs    g1fs_addr.bit.b2   /* Channel 2 time measurement/waveform generation function select bit */
+#define     fsc3_g1fs    g1fs_addr.bit.b3   /* Channel 3 time measurement/waveform generation function select bit */
+#define     fsc4_g1fs    g1fs_addr.bit.b4   /* Channel 4 time measurement/waveform generation function select bit */
+#define     fsc5_g1fs    g1fs_addr.bit.b5   /* Channel 5 time measurement/waveform generation function select bit */
+#define     fsc6_g1fs    g1fs_addr.bit.b6   /* Channel 6 time measurement/waveform generation function select bit */
+#define     fsc7_g1fs    g1fs_addr.bit.b7   /* Channel 7 time measurement/waveform generation function select bit */
+
+/*------------------------------------------------------
+    Function Enable Register 1
+------------------------------------------------------*/
+union byte_def g1fe_addr;
+#define     g1fe       g1fe_addr.byte
+#define     ife0_g1fe    g1fe_addr.bit.b0   /* Channel 0 function enable bit */
+#define     ife1_g1fe    g1fe_addr.bit.b1   /* Channel 1 function enable bit */
+#define     ife2_g1fe    g1fe_addr.bit.b2   /* Channel 2 function enable bit */
+#define     ife3_g1fe    g1fe_addr.bit.b3   /* Channel 3 function enable bit */
+#define     ife4_g1fe    g1fe_addr.bit.b4   /* Channel 4 function enable bit */
+#define     ife5_g1fe    g1fe_addr.bit.b5   /* Channel 5 function enable bit */
+#define     ife6_g1fe    g1fe_addr.bit.b6   /* Channel 6 function enable bit */
+#define     ife7_g1fe    g1fe_addr.bit.b7   /* Channel 7 function enable bit */
+
+/*------------------------------------------------------
+    SI/O Communication Mode Register 1
+------------------------------------------------------*/
+union byte_def g1mr_addr;
+#define     g1mr       g1mr_addr.byte
+#define     gmd0_g1mr    g1mr_addr.bit.b0   /* (b1-b0) Communication mode select bit */
+#define     gmd1_g1mr    g1mr_addr.bit.b1
+#define     ckdir_g1mr   g1mr_addr.bit.b2   /* Internal/external clock select bit */
+#define     stps_g1mr    g1mr_addr.bit.b3   /* Stop bit length select bit */
+#define     pry_g1mr     g1mr_addr.bit.b4   /* Odd/Even parity select bit */
+#define     prye_g1mr    g1mr_addr.bit.b5   /* Parity enable bit */
+#define     uform_g1mr   g1mr_addr.bit.b6   /* Transfer direction select bit */
+#define     irs_g1mr     g1mr_addr.bit.b7   /* Transmit interrupt cause select bit */
+
+/*------------------------------------------------------
+    SI/O Communication Control Register 1
+------------------------------------------------------*/
+union byte_def g1cr_addr;
+#define     g1cr       g1cr_addr.byte
+#define     ti_g1cr             g1cr_addr.bit.b0    /* Transmit buffer empty flag */
+#define     txept_g1cr          g1cr_addr.bit.b1    /* Transmit register empty flag */
+#define     ri_g1cr             g1cr_addr.bit.b2    /* Receive complete flag */
+                                                    /* (b3) Nothing is assigned */
+#define     te_g1cr             g1cr_addr.bit.b4    /* Transmit enable bit */
+#define     re_g1cr             g1cr_addr.bit.b5    /* Receive enable bit */
+#define     ipol_g1cr           g1cr_addr.bit.b6    /* ISRxD input polarity switch bit */
+#define     opol_g1cr           g1cr_addr.bit.b7    /* ISTxD output polarity switch bit */
+
+/*------------------------------------------------------
+    SI/O Expansion Mode Register 1
+------------------------------------------------------*/
+union byte_def g1emr_addr;
+#define     g1emr       g1emr_addr.byte
+#define     smode_g1emr         g1emr_addr.bit.b0   /* Synchronouse mode select bit */
+#define     crcv_g1emr          g1emr_addr.bit.b1   /* CRC initial value select bit */
+#define     acrc_g1emr          g1emr_addr.bit.b2   /* CRC initialization select bit */
+#define     bsint_g1emr         g1emr_addr.bit.b3   /* Bit stuffing error interrupt select bit */
+#define     rxsl_g1emr          g1emr_addr.bit.b4   /* Receive source switch bit */
+#define     txsl_g1emr          g1emr_addr.bit.b5   /* Transmit source switch bit */
+#define     crc0_g1emr          g1emr_addr.bit.b6   /* CRC generation polynomial select bit */
+#define     crc1_g1emr          g1emr_addr.bit.b7   /* CRC generation polynomial select bit */
+
+/*------------------------------------------------------
+    SI/O Expansion Transmit Control Register 1
+------------------------------------------------------*/
+union byte_def g1etc_addr;
+#define     g1etc       g1etc_addr.byte
+                                                    /* (b2-b0) Reserved bit (Set to 0) */
+#define     sof_g1etc         g1etc_addr.bit.b3     /* SOF transmit request bit */
+#define     tcrce_g1etc       g1etc_addr.bit.b4     /* Transmit CRC enable bit */
+#define     abte_g1etc        g1etc_addr.bit.b5     /* Arbitration enable bit */
+#define     tbsf0_g1etc       g1etc_addr.bit.b6     /* Transmit bit stuffing "1" insert select bit */
+#define     tbsf1_g1etc       g1etc_addr.bit.b7     /* Transmit bit stuffing "0" insert select bit */
+
+/*------------------------------------------------------
+    SI/O Expansion Receive Control Register 1
+------------------------------------------------------*/
+union byte_def g1erc_addr;
+#define     g1erc       g1erc_addr.byte
+#define     cmp0e_g1erc       g1erc_addr.bit.b0     /* Data compare function 0 select bit */
+#define     cmp1e_g1erc       g1erc_addr.bit.b1     /* Data compare function 1 select bit */
+#define     cmp2e_g1erc       g1erc_addr.bit.b2     /* Data compare function 2 select bit */
+#define     cmp3e_g1erc       g1erc_addr.bit.b3     /* Data compare function 3 select bit */
+#define     rcrce_g1erc       g1erc_addr.bit.b4     /* Receive CRC enable bit */
+#define     rshte_g1erc       g1erc_addr.bit.b5     /* Receive shift operation enable bit */
+#define     rbsf0_g1erc       g1erc_addr.bit.b6     /* Receive bit stuffing "1" delete select bit */
+#define     rbsf1_g1erc       g1erc_addr.bit.b7     /* Receive bit stuffing "0" delete select bit */
+
+/*------------------------------------------------------
+    SI/O Special Communication Interrupt Detect Register 1
+------------------------------------------------------*/
+union byte_def g1irf_addr;
+#define     g1irf       g1irf_addr.byte
+                                                    /* (b1-b0) Reserved bit (Set to 0) */
+#define     bserr_g1irf       g1irf_addr.bit.b2     /* Bit stuffing error detect flag */
+#define     abt_g1irf         g1irf_addr.bit.b3     /* Arbitration lost detect flag */
+#define     irf0_g1irf        g1irf_addr.bit.b4     /* Interrupt cause determination flag 0 */
+#define     irf1_g1irf        g1irf_addr.bit.b5     /* Interrupt cause determination flag 1 */
+#define     irf2_g1irf        g1irf_addr.bit.b6     /* Interrupt cause determination flag 2 */
+#define     irf3_g1irf        g1irf_addr.bit.b7     /* Interrupt cause determination flag 3 */
+
+/*------------------------------------------------------
+     Receive Data Register 1
+------------------------------------------------------*/
+union byte_def g1dr_addr;
+#define     g1dr       g1dr_addr.byte
+
+
+/*------------------------------------------------------
+    Transmit Buffer Register 1
+------------------------------------------------------*/
+union byte_def g1tb_addr;
+#define     g1tb       g1tb_addr.byte
+
+/*------------------------------------------------------
+    Data Compare Register 10
+------------------------------------------------------*/
+union byte_def g1cmp0_addr;
+#define     g1cmp0       g1cmp0_addr.byte
+
+/*------------------------------------------------------
+    Data Compare Register 11
+------------------------------------------------------*/
+union byte_def g1cmp1_addr;
+#define     g1cmp1       g1cmp1_addr.byte
+
+/*------------------------------------------------------
+    Data Compare Register 12
+------------------------------------------------------*/
+union byte_def g1cmp2_addr;
+#define     g1cmp2       g1cmp2_addr.byte
+
+/*------------------------------------------------------
+    Data Compare Register 13
+------------------------------------------------------*/
+union byte_def g1cmp3_addr;
+#define     g1cmp3       g1cmp3_addr.byte
+
+/*------------------------------------------------------
+    Data Mask Register 10
+------------------------------------------------------*/
+union byte_def g1msk0_addr;
+#define     g1msk0       g1msk0_addr.byte
+
+/*------------------------------------------------------
+    Data Mask Register 11
+------------------------------------------------------*/
+union byte_def g1msk1_addr;
+#define     g1msk1       g1msk1_addr.byte
+
+/*------------------------------------------------------
+    Transmit Output Register 1
+------------------------------------------------------*/
+union byte_def g1to_addr;
+#define     g1to       g1to_addr.byte
+
+/*------------------------------------------------------
+    Receive Input Register 0
+------------------------------------------------------*/
+union byte_def g1ri_addr;
+#define     g1ri       g1ri_addr.byte
+
+
+/*------------------------------------------------------
+    Input Function Select Register
+------------------------------------------------------*/
+union byte_def ips_addr;
+#define     ips      ips_addr.byte
+#define     ips0     ips_addr.bit.b0    /* Communication unit 0 input pin select bit 0 */
+#define     ips1     ips_addr.bit.b1    /* Communication unit 1 input pin select bit 1 */
+#define     ips2     ips_addr.bit.b2    /* Port P15 input peripheral function select bit */
+#define     ips3     ips_addr.bit.b3    /* CAN0in function pin select bit */
+#define     ips4     ips_addr.bit.b4
+#define     ips5     ips_addr.bit.b5
+#define     ips6     ips_addr.bit.b6
+                                        /* (b7) Reserved bit (Set to 0) */
+
+/*------------------------------------------------------
+    Input Function Select Register A
+------------------------------------------------------*/
+union byte_def ipsa_addr;
+#define     ipsa     ipsa_addr.byte
+#define     ipsa_0   ipsa_addr.bit.b0   /* II/O 2-phase pulse input pin select bit */
+                                        /* (b2-b1) Reserved bit (Set to 0) */
+#define     ipsa_3   ipsa_addr.bit.b3   /* CAN1in function pin select bit */
+                                        /* (b7-b4) Reserved bit (Set to 0) */
+
+/*------------------------------------------------------
+    Input Function Select Register A
+------------------------------------------------------*/
+union byte_def ipsb_addr;
+#define     ipsb     ipsb_addr.byte
+#define     ipsb_0   ipsb_addr.bit.b0   /* Port P15 input peripheral function select bit */
+#define     ipsb_1   ipsb_addr.bit.b1   /* Port P15 input peripheral function select bit */
+#define     ipsb_2   ipsb_addr.bit.b2   /* Port P15 input peripheral function select bit */
+#define     ipsb_3   ipsb_addr.bit.b3   /* Port P15 input peripheral function select bit */
+#define     ipsb_4   ipsb_addr.bit.b4   /* Port P15 input peripheral function select bit */
+#define     ipsb_5   ipsb_addr.bit.b5   /* Port P15 input peripheral function select bit */
+#define     ipsb_6   ipsb_addr.bit.b6   /* Port P15 input peripheral function select bit */
+#define     ipsb_7   ipsb_addr.bit.b7   /* Port P15 input peripheral function select bit */
+
+
+
+/*------------------------------------------------------
+    PLL Control Register
+------------------------------------------------------*/
+#define     plc         plc_addr.word
+
+union byte_def plc0_addr;
+#define     plc0    plc0_addr.byte
+
+#define     plc00   plc0_addr.bit.b0    /* (b2-b0) Programmable counter select bit */
+#define     plc01   plc0_addr.bit.b1
+#define     plc02   plc0_addr.bit.b2
+                                        /* (b3) Reserved bit (Set to 0) */
+                                        /* (b4) Reserved bit (Set to 1) */
+                                        /* (b5) Reserved bit (Set to 0) */
+                                        /* (b6) Reserved bit (Set to 1) */
+#define     plc07   plc0_addr.bit.b7    /* Operation enable bit */
+
+/*------------------------------------------------------
+    PLL Control Register 1
+------------------------------------------------------*/
+union byte_def plc1_addr;
+#define     plc1    plc1_addr.byte
+                                        /* (b0) Reserved bit (Set to 0) */
+                                        /* (b1) Reserved bit (Set to 1) */
+#define     plc12   plc1_addr.bit.b2    /* PLL clock division switch bit */
+                                        /* (b3) Reserved bit (Set to 0) */
+                                        /* (b4) Reserved bit (Set to 0) */
+                                        /* (b7-b5) Reserved bit (Set to 0) */
+
+/*------------------------------------------------------
+    Voltage Down Detection Interrupt Register
+------------------------------------------------------*/
+union byte_def d4int_addr;
+#define     d4int   d4int_addr.byte
+
+#define     d40     d4int_addr.bit.b0   /* Voltage down detection interrupt enable bit */
+#define     d41     d4int_addr.bit.b1   /* STOP-WAIT mode deactivation control bit */
+#define     d42     d4int_addr.bit.b2   /* Voltage change detection flag */
+#define     d43     d4int_addr.bit.b3   /* WDT overflow detect flag */
+#define     df0     d4int_addr.bit.b4   /* (b5-b4) Sampling clock select bit */
+#define     df1     d4int_addr.bit.b5
+                                        /* (b7-b6) Reserved bit (Set to 0) */
+
+
+/*------------------------------------------------------
+    Port P0
+------------------------------------------------------*/
+union byte_def p0_addr;
+#define     p0      p0_addr.byte
+
+#define     p0_0        p0_addr.bit.b0      /* Port P0  bit0 */
+#define     p0_1        p0_addr.bit.b1      /* Port P0  bit1 */
+#define     p0_2        p0_addr.bit.b2      /* Port P0  bit2 */
+#define     p0_3        p0_addr.bit.b3      /* Port P0  bit3 */
+#define     p0_4        p0_addr.bit.b4      /* Port P0  bit4 */
+#define     p0_5        p0_addr.bit.b5      /* Port P0  bit5 */
+#define     p0_6        p0_addr.bit.b6      /* Port P0  bit6 */
+#define     p0_7        p0_addr.bit.b7      /* Port P0  bit7 */
+
+/*------------------------------------------------------
+    Port P0 direction register
+------------------------------------------------------*/
+union byte_def pd0_addr;
+#define     pd0     pd0_addr.byte
+
+#define     pd0_0       pd0_addr.bit.b0     /* P0 direction register  bit0 */
+#define     pd0_1       pd0_addr.bit.b1     /* P0 direction register  bit1 */
+#define     pd0_2       pd0_addr.bit.b2     /* P0 direction register  bit2 */
+#define     pd0_3       pd0_addr.bit.b3     /* P0 direction register  bit3 */
+#define     pd0_4       pd0_addr.bit.b4     /* P0 direction register  bit4 */
+#define     pd0_5       pd0_addr.bit.b5     /* P0 direction register  bit5 */
+#define     pd0_6       pd0_addr.bit.b6     /* P0 direction register  bit6 */
+#define     pd0_7       pd0_addr.bit.b7     /* P0 direction register  bit7 */
+
+/*------------------------------------------------------
+    Port P1
+------------------------------------------------------*/
+union byte_def p1_addr;
+#define     p1      p1_addr.byte
+
+#define     p1_0        p1_addr.bit.b0      /* Port P1  bit0 */
+#define     p1_1        p1_addr.bit.b1      /* Port P1  bit1 */
+#define     p1_2        p1_addr.bit.b2      /* Port P1  bit2 */
+#define     p1_3        p1_addr.bit.b3      /* Port P1  bit3 */
+#define     p1_4        p1_addr.bit.b4      /* Port P1  bit4 */
+#define     p1_5        p1_addr.bit.b5      /* Port P1  bit5 */
+#define     p1_6        p1_addr.bit.b6      /* Port P1  bit6 */
+#define     p1_7        p1_addr.bit.b7      /* Port P1  bit7 */
+
+/*------------------------------------------------------
+    Port P1 direction register
+------------------------------------------------------*/
+union byte_def pd1_addr;
+#define     pd1     pd1_addr.byte
+
+#define     pd1_0       pd1_addr.bit.b0     /* P1 direction register  bit0 */
+#define     pd1_1       pd1_addr.bit.b1     /* P1 direction register  bit1 */
+#define     pd1_2       pd1_addr.bit.b2     /* P1 direction register  bit2 */
+#define     pd1_3       pd1_addr.bit.b3     /* P1 direction register  bit3 */
+#define     pd1_4       pd1_addr.bit.b4     /* P1 direction register  bit4 */
+#define     pd1_5       pd1_addr.bit.b5     /* P1 direction register  bit5 */
+#define     pd1_6       pd1_addr.bit.b6     /* P1 direction register  bit6 */
+#define     pd1_7       pd1_addr.bit.b7     /* P1 direction register  bit7 */
+
+/*------------------------------------------------------
+    Port P2
+------------------------------------------------------*/
+union byte_def p2_addr;
+#define     p2      p2_addr.byte
+
+#define     p2_0        p2_addr.bit.b0      /* Port P2  bit0 */
+#define     p2_1        p2_addr.bit.b1      /* Port P2  bit1 */
+#define     p2_2        p2_addr.bit.b2      /* Port P2  bit2 */
+#define     p2_3        p2_addr.bit.b3      /* Port P2  bit3 */
+#define     p2_4        p2_addr.bit.b4      /* Port P2  bit4 */
+#define     p2_5        p2_addr.bit.b5      /* Port P2  bit5 */
+#define     p2_6        p2_addr.bit.b6      /* Port P2  bit6 */
+#define     p2_7        p2_addr.bit.b7      /* Port P2  bit7 */
+
+/*------------------------------------------------------
+    Port P2 direction register
+------------------------------------------------------*/
+union byte_def pd2_addr;
+#define     pd2     pd2_addr.byte
+
+#define     pd2_0       pd2_addr.bit.b0     /* P2 direction register  bit0 */
+#define     pd2_1       pd2_addr.bit.b1     /* P2 direction register  bit1 */
+#define     pd2_2       pd2_addr.bit.b2     /* P2 direction register  bit2 */
+#define     pd2_3       pd2_addr.bit.b3     /* P2 direction register  bit3 */
+#define     pd2_4       pd2_addr.bit.b4     /* P2 direction register  bit4 */
+#define     pd2_5       pd2_addr.bit.b5     /* P2 direction register  bit5 */
+#define     pd2_6       pd2_addr.bit.b6     /* P2 direction register  bit6 */
+#define     pd2_7       pd2_addr.bit.b7     /* P2 direction register  bit7 */
+
+/*------------------------------------------------------
+    Port P3
+------------------------------------------------------*/
+union byte_def p3_addr;
+#define     p3      p3_addr.byte
+
+#define     p3_0        p3_addr.bit.b0      /* Port P3  bit0 */
+#define     p3_1        p3_addr.bit.b1      /* Port P3  bit1 */
+#define     p3_2        p3_addr.bit.b2      /* Port P3  bit2 */
+#define     p3_3        p3_addr.bit.b3      /* Port P3  bit3 */
+#define     p3_4        p3_addr.bit.b4      /* Port P3  bit4 */
+#define     p3_5        p3_addr.bit.b5      /* Port P3  bit5 */
+#define     p3_6        p3_addr.bit.b6      /* Port P3  bit6 */
+#define     p3_7        p3_addr.bit.b7      /* Port P3  bit7 */
+
+/*------------------------------------------------------
+    Port P3 direction register
+------------------------------------------------------*/
+union byte_def pd3_addr;
+#define     pd3     pd3_addr.byte
+
+#define     pd3_0       pd3_addr.bit.b0     /* P3 direction register  bit0 */
+#define     pd3_1       pd3_addr.bit.b1     /* P3 direction register  bit1 */
+#define     pd3_2       pd3_addr.bit.b2     /* P3 direction register  bit2 */
+#define     pd3_3       pd3_addr.bit.b3     /* P3 direction register  bit3 */
+#define     pd3_4       pd3_addr.bit.b4     /* P3 direction register  bit4 */
+#define     pd3_5       pd3_addr.bit.b5     /* P3 direction register  bit5 */
+#define     pd3_6       pd3_addr.bit.b6     /* P3 direction register  bit6 */
+#define     pd3_7       pd3_addr.bit.b7     /* P3 direction register  bit7 */
+
+/*------------------------------------------------------
+    Port P4
+------------------------------------------------------*/
+union byte_def p4_addr;
+#define     p4      p4_addr.byte
+
+#define     p4_0        p4_addr.bit.b0      /* Port P4  bit0 */
+#define     p4_1        p4_addr.bit.b1      /* Port P4  bit1 */
+#define     p4_2        p4_addr.bit.b2      /* Port P4  bit2 */
+#define     p4_3        p4_addr.bit.b3      /* Port P4  bit3 */
+#define     p4_4        p4_addr.bit.b4      /* Port P4  bit4 */
+#define     p4_5        p4_addr.bit.b5      /* Port P4  bit5 */
+#define     p4_6        p4_addr.bit.b6      /* Port P4  bit6 */
+#define     p4_7        p4_addr.bit.b7      /* Port P4  bit7 */
+
+/*------------------------------------------------------
+    Port P4 direction register
+------------------------------------------------------*/
+union byte_def pd4_addr;
+#define     pd4     pd4_addr.byte
+
+#define     pd4_0       pd4_addr.bit.b0     /* P4 direction register  bit0 */
+#define     pd4_1       pd4_addr.bit.b1     /* P4 direction register  bit1 */
+#define     pd4_2       pd4_addr.bit.b2     /* P4 direction register  bit2 */
+#define     pd4_3       pd4_addr.bit.b3     /* P4 direction register  bit3 */
+#define     pd4_4       pd4_addr.bit.b4     /* P4 direction register  bit4 */
+#define     pd4_5       pd4_addr.bit.b5     /* P4 direction register  bit5 */
+#define     pd4_6       pd4_addr.bit.b6     /* P4 direction register  bit6 */
+#define     pd4_7       pd4_addr.bit.b7     /* P4 direction register  bit7 */
+
+/*------------------------------------------------------
+    Port P5
+------------------------------------------------------*/
+union byte_def p5_addr;
+#define     p5      p5_addr.byte
+
+#define     p5_0        p5_addr.bit.b0      /* Port P5  bit0 */
+#define     p5_1        p5_addr.bit.b1      /* Port P5  bit1 */
+#define     p5_2        p5_addr.bit.b2      /* Port P5  bit2 */
+#define     p5_3        p5_addr.bit.b3      /* Port P5  bit3 */
+#define     p5_4        p5_addr.bit.b4      /* Port P5  bit4 */
+#define     p5_5        p5_addr.bit.b5      /* Port P5  bit5 */
+#define     p5_6        p5_addr.bit.b6      /* Port P5  bit6 */
+#define     p5_7        p5_addr.bit.b7      /* Port P5  bit7 */
+
+/*------------------------------------------------------
+    Port P5 direction register
+------------------------------------------------------*/
+union byte_def pd5_addr;
+#define     pd5     pd5_addr.byte
+
+#define     pd5_0       pd5_addr.bit.b0     /* P5 direction register  bit0 */
+#define     pd5_1       pd5_addr.bit.b1     /* P5 direction register  bit1 */
+#define     pd5_2       pd5_addr.bit.b2     /* P5 direction register  bit2 */
+#define     pd5_3       pd5_addr.bit.b3     /* P5 direction register  bit3 */
+#define     pd5_4       pd5_addr.bit.b4     /* P5 direction register  bit4 */
+#define     pd5_5       pd5_addr.bit.b5     /* P5 direction register  bit5 */
+#define     pd5_6       pd5_addr.bit.b6     /* P5 direction register  bit6 */
+#define     pd5_7       pd5_addr.bit.b7     /* P5 direction register  bit7 */
+
+/*------------------------------------------------------
+    Port P6
+------------------------------------------------------*/
+union byte_def p6_addr;
+#define     p6      p6_addr.byte
+
+#define     p6_0        p6_addr.bit.b0      /* Port P6  bit0 */
+#define     p6_1        p6_addr.bit.b1      /* Port P6  bit1 */
+#define     p6_2        p6_addr.bit.b2      /* Port P6  bit2 */
+#define     p6_3        p6_addr.bit.b3      /* Port P6  bit3 */
+#define     p6_4        p6_addr.bit.b4      /* Port P6  bit4 */
+#define     p6_5        p6_addr.bit.b5      /* Port P6  bit5 */
+#define     p6_6        p6_addr.bit.b6      /* Port P6  bit6 */
+#define     p6_7        p6_addr.bit.b7      /* Port P6  bit7 */
+
+/*------------------------------------------------------
+    Port P6 direction register
+------------------------------------------------------*/
+union byte_def pd6_addr;
+#define     pd6     pd6_addr.byte
+
+#define     pd6_0       pd6_addr.bit.b0     /* P6 direction register  bit0 */
+#define     pd6_1       pd6_addr.bit.b1     /* P6 direction register  bit1 */
+#define     pd6_2       pd6_addr.bit.b2     /* P6 direction register  bit2 */
+#define     pd6_3       pd6_addr.bit.b3     /* P6 direction register  bit3 */
+#define     pd6_4       pd6_addr.bit.b4     /* P6 direction register  bit4 */
+#define     pd6_5       pd6_addr.bit.b5     /* P6 direction register  bit5 */
+#define     pd6_6       pd6_addr.bit.b6     /* P6 direction register  bit6 */
+#define     pd6_7       pd6_addr.bit.b7     /* P6 direction register  bit7 */
+
+/*------------------------------------------------------
+    Port P7
+------------------------------------------------------*/
+union byte_def p7_addr;
+#define     p7      p7_addr.byte
+
+#define     p7_0        p7_addr.bit.b0      /* Port P7  bit0 */
+#define     p7_1        p7_addr.bit.b1      /* Port P7  bit1 */
+#define     p7_2        p7_addr.bit.b2      /* Port P7  bit2 */
+#define     p7_3        p7_addr.bit.b3      /* Port P7  bit3 */
+#define     p7_4        p7_addr.bit.b4      /* Port P7  bit4 */
+#define     p7_5        p7_addr.bit.b5      /* Port P7  bit5 */
+#define     p7_6        p7_addr.bit.b6      /* Port P7  bit6 */
+#define     p7_7        p7_addr.bit.b7      /* Port P7  bit7 */
+
+/*------------------------------------------------------
+    Port P7 direction register
+------------------------------------------------------*/
+union byte_def pd7_addr;
+#define     pd7     pd7_addr.byte
+
+#define     pd7_0       pd7_addr.bit.b0     /* P7 direction register  bit0 */
+#define     pd7_1       pd7_addr.bit.b1     /* P7 direction register  bit1 */
+#define     pd7_2       pd7_addr.bit.b2     /* P7 direction register  bit2 */
+#define     pd7_3       pd7_addr.bit.b3     /* P7 direction register  bit3 */
+#define     pd7_4       pd7_addr.bit.b4     /* P7 direction register  bit4 */
+#define     pd7_5       pd7_addr.bit.b5     /* P7 direction register  bit5 */
+#define     pd7_6       pd7_addr.bit.b6     /* P7 direction register  bit6 */
+#define     pd7_7       pd7_addr.bit.b7     /* P7 direction register  bit7 */
+
+/*------------------------------------------------------
+    Port P8
+------------------------------------------------------*/
+union byte_def p8_addr;
+#define     p8      p8_addr.byte
+
+#define     p8_0        p8_addr.bit.b0      /* Port P8  bit0 */
+#define     p8_1        p8_addr.bit.b1      /* Port P8  bit1 */
+#define     p8_2        p8_addr.bit.b2      /* Port P8  bit2 */
+#define     p8_3        p8_addr.bit.b3      /* Port P8  bit3 */
+#define     p8_4        p8_addr.bit.b4      /* Port P8  bit4 */
+#define     p8_5        p8_addr.bit.b5      /* Port P8  bit5 */
+#define     p8_6        p8_addr.bit.b6      /* Port P8  bit6 */
+#define     p8_7        p8_addr.bit.b7      /* Port P8  bit7 */
+
+/*------------------------------------------------------
+    Port P8 direction register
+------------------------------------------------------*/
+union byte_def pd8_addr;
+#define     pd8     pd8_addr.byte
+
+#define     pd8_0       pd8_addr.bit.b0     /* P8 direction register  bit0 */
+#define     pd8_1       pd8_addr.bit.b1     /* P8 direction register  bit1 */
+#define     pd8_2       pd8_addr.bit.b2     /* P8 direction register  bit2 */
+#define     pd8_3       pd8_addr.bit.b3     /* P8 direction register  bit3 */
+#define     pd8_4       pd8_addr.bit.b4     /* P8 direction register  bit4 */
+                                            /* (b5) Nothing is assigned */
+#define     pd8_6       pd8_addr.bit.b6     /* P8 direction register  bit6 */
+#define     pd8_7       pd8_addr.bit.b7     /* P8 direction register  bit7 */
+
+/*------------------------------------------------------
+    Port P9
+------------------------------------------------------*/
+union byte_def p9_addr;
+#define     p9      p9_addr.byte
+
+#define     p9_0        p9_addr.bit.b0      /* Port P9  bit0 */
+#define     p9_1        p9_addr.bit.b1      /* Port P9  bit1 */
+#define     p9_2        p9_addr.bit.b2      /* Port P9  bit2 */
+#define     p9_3        p9_addr.bit.b3      /* Port P9  bit3 */
+#define     p9_4        p9_addr.bit.b4      /* Port P9  bit4 */
+#define     p9_5        p9_addr.bit.b5      /* Port P9  bit5 */
+#define     p9_6        p9_addr.bit.b6      /* Port P9  bit6 */
+#define     p9_7        p9_addr.bit.b7      /* Port P9  bit7 */
+
+/*------------------------------------------------------
+    Port P9 direction register
+------------------------------------------------------*/
+union byte_def pd9_addr;
+#define     pd9     pd9_addr.byte
+
+#define     pd9_0       pd9_addr.bit.b0     /* P9 direction register  bit0 */
+#define     pd9_1       pd9_addr.bit.b1     /* P9 direction register  bit1 */
+#define     pd9_2       pd9_addr.bit.b2     /* P9 direction register  bit2 */
+#define     pd9_3       pd9_addr.bit.b3     /* P9 direction register  bit3 */
+#define     pd9_4       pd9_addr.bit.b4     /* P9 direction register  bit4 */
+#define     pd9_5       pd9_addr.bit.b5     /* P9 direction register  bit5 */
+#define     pd9_6       pd9_addr.bit.b6     /* P9 direction register  bit6 */
+#define     pd9_7       pd9_addr.bit.b7     /* P9 direction register  bit7 */
+
+/*------------------------------------------------------
+    Port P10
+------------------------------------------------------*/
+union byte_def p10_addr;
+#define     p10     p10_addr.byte
+
+#define     p10_0       p10_addr.bit.b0     /* Port P10  bit0 */
+#define     p10_1       p10_addr.bit.b1     /* Port P10  bit1 */
+#define     p10_2       p10_addr.bit.b2     /* Port P10  bit2 */
+#define     p10_3       p10_addr.bit.b3     /* Port P10  bit3 */
+#define     p10_4       p10_addr.bit.b4     /* Port P10  bit4 */
+#define     p10_5       p10_addr.bit.b5     /* Port P10  bit5 */
+#define     p10_6       p10_addr.bit.b6     /* Port P10  bit6 */
+#define     p10_7       p10_addr.bit.b7     /* Port P10  bit7 */
+
+/*------------------------------------------------------
+    Port P10 direction register
+------------------------------------------------------*/
+union byte_def pd10_addr;
+#define     pd10        pd10_addr.byte
+
+#define     pd10_0      pd10_addr.bit.b0    /* P10 direction register  bit0 */
+#define     pd10_1      pd10_addr.bit.b1    /* P10 direction register  bit1 */
+#define     pd10_2      pd10_addr.bit.b2    /* P10 direction register  bit2 */
+#define     pd10_3      pd10_addr.bit.b3    /* P10 direction register  bit3 */
+#define     pd10_4      pd10_addr.bit.b4    /* P10 direction register  bit4 */
+#define     pd10_5      pd10_addr.bit.b5    /* P10 direction register  bit5 */
+#define     pd10_6      pd10_addr.bit.b6    /* P10 direction register  bit6 */
+#define     pd10_7      pd10_addr.bit.b7    /* P10 direction register  bit7 */
+
+/*------------------------------------------------------
+    Port P11
+------------------------------------------------------*/
+union byte_def p11_addr;
+#define     p11     p11_addr.byte
+
+#define     p11_0       p11_addr.bit.b0     /* Port P11  bit0 */
+#define     p11_1       p11_addr.bit.b1     /* Port P11  bit1 */
+#define     p11_2       p11_addr.bit.b2     /* Port P11  bit2 */
+#define     p11_3       p11_addr.bit.b3     /* Port P11  bit3 */
+#define     p11_4       p11_addr.bit.b4     /* Port P11  bit4 */
+                                            /* (b7-b5) Nothing is assigned */
+
+/*------------------------------------------------------
+    Port P11 direction register
+------------------------------------------------------*/
+union byte_def pd11_addr;
+#define     pd11        pd11_addr.byte
+
+#define     pd11_0      pd11_addr.bit.b0    /* P11 direction register  bit0 */
+#define     pd11_1      pd11_addr.bit.b1    /* P11 direction register  bit1 */
+#define     pd11_2      pd11_addr.bit.b2    /* P11 direction register  bit2 */
+#define     pd11_3      pd11_addr.bit.b3    /* P11 direction register  bit3 */
+#define     pd11_4      pd11_addr.bit.b4    /* P11 direction register  bit4 */
+                                            /* (b7-b5) Nothing is assigned */
+
+/*------------------------------------------------------
+    Port P12
+------------------------------------------------------*/
+union byte_def p12_addr;
+#define     p12     p12_addr.byte
+
+#define     p12_0       p12_addr.bit.b0     /* Port P12  bit0 */
+#define     p12_1       p12_addr.bit.b1     /* Port P12  bit1 */
+#define     p12_2       p12_addr.bit.b2     /* Port P12  bit2 */
+#define     p12_3       p12_addr.bit.b3     /* Port P12  bit3 */
+#define     p12_4       p12_addr.bit.b4     /* Port P12  bit4 */
+#define     p12_5       p12_addr.bit.b5     /* Port P12  bit5 */
+#define     p12_6       p12_addr.bit.b6     /* Port P12  bit6 */
+#define     p12_7       p12_addr.bit.b7     /* Port P12  bit7 */
+
+/*------------------------------------------------------
+    Port P12 direction register
+------------------------------------------------------*/
+union byte_def pd12_addr;
+#define     pd12        pd12_addr.byte
+
+#define     pd12_0      pd12_addr.bit.b0    /* P12 direction register  bit0 */
+#define     pd12_1      pd12_addr.bit.b1    /* P12 direction register  bit1 */
+#define     pd12_2      pd12_addr.bit.b2    /* P12 direction register  bit2 */
+#define     pd12_3      pd12_addr.bit.b3    /* P12 direction register  bit3 */
+#define     pd12_4      pd12_addr.bit.b4    /* P12 direction register  bit4 */
+#define     pd12_5      pd12_addr.bit.b5    /* P12 direction register  bit5 */
+#define     pd12_6      pd12_addr.bit.b6    /* P12 direction register  bit6 */
+#define     pd12_7      pd12_addr.bit.b7    /* P12 direction register  bit7 */
+
+/*------------------------------------------------------
+    Port P13
+------------------------------------------------------*/
+union byte_def p13_addr;
+#define     p13     p13_addr.byte
+
+#define     p13_0       p13_addr.bit.b0     /* Port P13  bit0 */
+#define     p13_1       p13_addr.bit.b1     /* Port P13  bit1 */
+#define     p13_2       p13_addr.bit.b2     /* Port P13  bit2 */
+#define     p13_3       p13_addr.bit.b3     /* Port P13  bit3 */
+#define     p13_4       p13_addr.bit.b4     /* Port P13  bit4 */
+#define     p13_5       p13_addr.bit.b5     /* Port P13  bit5 */
+#define     p13_6       p13_addr.bit.b6     /* Port P13  bit6 */
+#define     p13_7       p13_addr.bit.b7     /* Port P13  bit7 */
+
+/*------------------------------------------------------
+    Port P13 direction register
+------------------------------------------------------*/
+union byte_def pd13_addr;
+#define     pd13        pd13_addr.byte
+
+#define     pd13_0      pd13_addr.bit.b0    /* P13 direction register  bit0 */
+#define     pd13_1      pd13_addr.bit.b1    /* P13 direction register  bit1 */
+#define     pd13_2      pd13_addr.bit.b2    /* P13 direction register  bit2 */
+#define     pd13_3      pd13_addr.bit.b3    /* P13 direction register  bit3 */
+#define     pd13_4      pd13_addr.bit.b4    /* P13 direction register  bit4 */
+#define     pd13_5      pd13_addr.bit.b5    /* P13 direction register  bit5 */
+#define     pd13_6      pd13_addr.bit.b6    /* P13 direction register  bit6 */
+#define     pd13_7      pd13_addr.bit.b7    /* P13 direction register  bit7 */
+
+/*------------------------------------------------------
+    Port P14
+------------------------------------------------------*/
+union byte_def p14_addr;
+#define     p14     p14_addr.byte
+
+#define     p14_0       p14_addr.bit.b0     /* Port P14  bit0 */
+#define     p14_1       p14_addr.bit.b1     /* Port P14  bit1 */
+#define     p14_2       p14_addr.bit.b2     /* Port P14  bit2 */
+#define     p14_3       p14_addr.bit.b3     /* Port P14  bit3 */
+#define     p14_4       p14_addr.bit.b4     /* Port P14  bit4 */
+#define     p14_5       p14_addr.bit.b5     /* Port P14  bit5 */
+#define     p14_6       p14_addr.bit.b6     /* Port P14  bit6 */
+                                            /* (b7) Nothing is assigned */
+
+/*------------------------------------------------------
+    Port P14 direction register
+------------------------------------------------------*/
+union byte_def pd14_addr;
+#define     pd14        pd14_addr.byte
+
+#define     pd14_0      pd14_addr.bit.b0    /* P14 direction register  bit0 */
+#define     pd14_1      pd14_addr.bit.b1    /* P14 direction register  bit1 */
+#define     pd14_2      pd14_addr.bit.b2    /* P14 direction register  bit2 */
+#define     pd14_3      pd14_addr.bit.b3    /* P14 direction register  bit3 */
+#define     pd14_4      pd14_addr.bit.b4    /* P14 direction register  bit4 */
+#define     pd14_5      pd14_addr.bit.b5    /* P14 direction register  bit5 */
+#define     pd14_6      pd14_addr.bit.b6    /* P14 direction register  bit6 */
+                                            /* (b7) Nothing is assigned */
+
+/*------------------------------------------------------
+    Port P15
+------------------------------------------------------*/
+union byte_def p15_addr;
+#define     p15     p15_addr.byte
+
+#define     p15_0       p15_addr.bit.b0     /* Port P15  bit0 */
+#define     p15_1       p15_addr.bit.b1     /* Port P15  bit1 */
+#define     p15_2       p15_addr.bit.b2     /* Port P15  bit2 */
+#define     p15_3       p15_addr.bit.b3     /* Port P15  bit3 */
+#define     p15_4       p15_addr.bit.b4     /* Port P15  bit4 */
+#define     p15_5       p15_addr.bit.b5     /* Port P15  bit5 */
+#define     p15_6       p15_addr.bit.b6     /* Port P15  bit6 */
+#define     p15_7       p15_addr.bit.b7     /* Port P15  bit7 */
+
+/*------------------------------------------------------
+    Port P15 direction register
+------------------------------------------------------*/
+union byte_def pd15_addr;
+#define     pd15        pd15_addr.byte
+
+#define     pd15_0      pd15_addr.bit.b0    /* P15 direction register  bit0 */
+#define     pd15_1      pd15_addr.bit.b1    /* P15 direction register  bit1 */
+#define     pd15_2      pd15_addr.bit.b2    /* P15 direction register  bit2 */
+#define     pd15_3      pd15_addr.bit.b3    /* P15 direction register  bit3 */
+#define     pd15_4      pd15_addr.bit.b4    /* P15 direction register  bit4 */
+#define     pd15_5      pd15_addr.bit.b5    /* P15 direction register  bit5 */
+#define     pd15_6      pd15_addr.bit.b6    /* P15 direction register  bit6 */
+#define     pd15_7      pd15_addr.bit.b7    /* P15 direction register  bit7 */
+
+/*------------------------------------------------------
+    Pull-up control register 0
+------------------------------------------------------*/
+union byte_def pur0_addr;
+#define     pur0        pur0_addr.byte
+
+#define     pu00        pur0_addr.bit.b0    /* Pull-up P00 to P03 */
+#define     pu01        pur0_addr.bit.b1    /* Pull-up P04 to P07 */
+#define     pu02        pur0_addr.bit.b2    /* Pull-up P10 to P13 */
+#define     pu03        pur0_addr.bit.b3    /* Pull-up P14 to P17 */
+#define     pu04        pur0_addr.bit.b4    /* Pull-up P20 to P23 */
+#define     pu05        pur0_addr.bit.b5    /* Pull-up P24 to P27 */
+#define     pu06        pur0_addr.bit.b6    /* Pull-up P30 to P33 */
+#define     pu07        pur0_addr.bit.b7    /* Pull-up P34 to P37 */
+
+/*------------------------------------------------------
+    Pull-up control register 1
+------------------------------------------------------*/
+union byte_def pur1_addr;
+#define     pur1        pur1_addr.byte
+
+#define     pu10        pur1_addr.bit.b0    /* Pull-up P40 to P43 */
+#define     pu11        pur1_addr.bit.b1    /* Pull-up P44 to P47 */
+#define     pu12        pur1_addr.bit.b2    /* Pull-up P50 to P53 */
+#define     pu13        pur1_addr.bit.b3    /* Pull-up P54 to P57 */
+                                            /* (b7-b4) Nothing is assigned */
+
+/*------------------------------------------------------
+    Pull-up control register 2
+------------------------------------------------------*/
+union byte_def pur2_addr;
+#define     pur2        pur2_addr.byte
+
+#define     pu20        pur2_addr.bit.b0    /* Pull-up P60 to P63 */
+#define     pu21        pur2_addr.bit.b1    /* Pull-up P64 to P67 */
+#define     pu22        pur2_addr.bit.b2    /* Pull-up P70 to P73 ; Except P70,P71 */
+#define     pu23        pur2_addr.bit.b3    /* Pull-up P74 to P77 */
+#define     pu24        pur2_addr.bit.b4    /* Pull-up P80 to P83 */
+#define     pu25        pur2_addr.bit.b5    /* Pull-up P84 to P87 ; Except P85 */
+#define     pu26        pur2_addr.bit.b6    /* Pull-up P90 to P93 */
+#define     pu27        pur2_addr.bit.b7    /* Pull-up P94 to P97 */
+
+/*------------------------------------------------------
+    Pull-up control register 3
+------------------------------------------------------*/
+union byte_def pur3_addr;
+#define     pur3        pur3_addr.byte
+
+#define     pu30        pur3_addr.bit.b0    /* Pull-up P100 to P103 */
+#define     pu31        pur3_addr.bit.b1    /* Pull-up P104 to P107 */
+#define     pu32        pur3_addr.bit.b2    /* Pull-up P110 to P113 */
+#define     pu33        pur3_addr.bit.b3    /* Pull-up P114 */
+#define     pu34        pur3_addr.bit.b4    /* Pull-up P120 to P123 */
+#define     pu35        pur3_addr.bit.b5    /* Pull-up P124 to P127 */
+#define     pu36        pur3_addr.bit.b6    /* Pull-up P130 to P133 */
+#define     pu37        pur3_addr.bit.b7    /* Pull-up P134 to P137 */
+
+/*------------------------------------------------------
+    Pull-up control register 4
+------------------------------------------------------*/
+union byte_def pur4_addr;
+#define     pur4        pur4_addr.byte
+
+#define     pu40        pur4_addr.bit.b0    /* Pull-up P140 to P143 */
+#define     pu41        pur4_addr.bit.b1    /* Pull-up P144 to P146 */
+#define     pu42        pur4_addr.bit.b2    /* Pull-up P150 to P153 */
+#define     pu43        pur4_addr.bit.b3    /* Pull-up P154 to P157 */
+                                            /* (b7-b4) Nothing is assigned */
+
+/*------------------------------------------------------
+    Port control register
+------------------------------------------------------*/
+union byte_def pcr_addr;
+#define     pcr     pcr_addr.byte
+
+#define     pcr0        pcr_addr.bit.b0     /* Port P1 control bit */
+                                            /* (b2-b1) Reserved bit (Set to 0) */
+                                            /* (b7-b3) Nothing is assigned */
+
+
+/*------------------------------------------------------
+    Function select register A0
+------------------------------------------------------*/
+union byte_def ps0_addr;
+#define     ps0     ps0_addr.byte
+
+#define     ps0_0       ps0_addr.bit.b0 /* Port P60 output function select bit */
+#define     ps0_1       ps0_addr.bit.b1 /* Port P61 output function select bit */
+#define     ps0_2       ps0_addr.bit.b2 /* Port P62 output function select bit */
+#define     ps0_3       ps0_addr.bit.b3 /* Port P63 output function select bit */
+#define     ps0_4       ps0_addr.bit.b4 /* Port P64 output function select bit */
+#define     ps0_5       ps0_addr.bit.b5 /* Port P65 output function select bit */
+#define     ps0_6       ps0_addr.bit.b6 /* Port P66 output function select bit */
+#define     ps0_7       ps0_addr.bit.b7 /* Port P67 output function select bit */
+
+/*------------------------------------------------------
+    Function select register A1
+------------------------------------------------------*/
+union byte_def ps1_addr;
+#define     ps1     ps1_addr.byte
+
+#define     ps1_0       ps1_addr.bit.b0 /* Port P70 output function select bit */
+#define     ps1_1       ps1_addr.bit.b1 /* Port P71 output function select bit */
+#define     ps1_2       ps1_addr.bit.b2 /* Port P72 output function select bit */
+#define     ps1_3       ps1_addr.bit.b3 /* Port P73 output function select bit */
+#define     ps1_4       ps1_addr.bit.b4 /* Port P74 output function select bit */
+#define     ps1_5       ps1_addr.bit.b5 /* Port P75 output function select bit */
+#define     ps1_6       ps1_addr.bit.b6 /* Port P76 output function select bit */
+#define     ps1_7       ps1_addr.bit.b7 /* Port P77 output function select bit */
+
+/*------------------------------------------------------
+    Function select register A2
+------------------------------------------------------*/
+union byte_def ps2_addr;
+#define     ps2     ps2_addr.byte
+
+#define     ps2_0       ps2_addr.bit.b0 /* Port P80 output function select bit */
+#define     ps2_1       ps2_addr.bit.b1 /* Port P81 output function select bit */
+#define     ps2_2       ps2_addr.bit.b2 /* Port P82 output function select bit */
+                                        /* (b4-b3) Reserved bit (Set to 0) */
+                                        /* (b5) Nothing is assigned */
+                                        /* (b7-b6) Reserved bit (Set to 0) */
+
+/*------------------------------------------------------
+    Function select register A3
+------------------------------------------------------*/
+union byte_def ps3_addr;
+#define     ps3     ps3_addr.byte
+
+#define     ps3_0       ps3_addr.bit.b0 /* Port P90 output function select bit */
+#define     ps3_1       ps3_addr.bit.b1 /* Port P91 output function select bit */
+#define     ps3_2       ps3_addr.bit.b2 /* Port P92 output function select bit */
+#define     ps3_3       ps3_addr.bit.b3 /* Port P93 output function select bit */
+#define     ps3_4       ps3_addr.bit.b4 /* Port P94 output function select bit */
+#define     ps3_5       ps3_addr.bit.b5 /* Port P95 output function select bit */
+#define     ps3_6       ps3_addr.bit.b6 /* Port P96 output function select bit */
+#define     ps3_7       ps3_addr.bit.b7 /* Port P97 output function select bit */
+
+/*------------------------------------------------------
+    Function select register A4
+------------------------------------------------------*/
+union byte_def ps4_addr;
+#define     ps4     ps4_addr.byte
+
+#define     ps4_0       ps4_addr.bit.b0 /* Port P100 output function select bit */
+#define     ps4_1       ps4_addr.bit.b1 /* Port P101 output function select bit */
+#define     ps4_2       ps4_addr.bit.b2 /* Port P102 output function select bit */
+#define     ps4_3       ps4_addr.bit.b3 /* Port P103 output function select bit */
+#define     ps4_4       ps4_addr.bit.b4 /* Port P104 output function select bit */
+#define     ps4_5       ps4_addr.bit.b5 /* Port P105 output function select bit */
+#define     ps4_6       ps4_addr.bit.b6 /* Port P106 output function select bit */
+#define     ps4_7       ps4_addr.bit.b7 /* Port P107 output function select bit */
+
+/*------------------------------------------------------
+    Function select register A5
+------------------------------------------------------*/
+union byte_def ps5_addr;
+#define     ps5     ps5_addr.byte
+
+#define     ps5_0       ps5_addr.bit.b0 /* Port P110 output function select bit */
+#define     ps5_1       ps5_addr.bit.b1 /* Port P111 output function select bit */
+#define     ps5_2       ps5_addr.bit.b2 /* Port P112 output function select bit */
+#define     ps5_3       ps5_addr.bit.b3 /* Port P113 output function select bit */
+                                        /* (b4) Reserved bit (Set to 0) */
+                                        /* (b7-b5) Nothing is assigned */
+
+/*------------------------------------------------------
+    Function Select Register A6
+------------------------------------------------------*/
+union byte_def ps6_addr;
+#define     ps6     ps6_addr.byte
+#define     ps6_0       ps6_addr.bit.b0 /* Port P120 output function select bit */
+#define     ps6_1       ps6_addr.bit.b1 /* Port P121 output function select bit */
+#define     ps6_2       ps6_addr.bit.b2 /* Port P122 output function select bit */
+#define     ps6_3       ps6_addr.bit.b3 /* Port P123 output function select bit */
+#define     ps6_4       ps6_addr.bit.b4 /* Port P124 output function select bit */
+#define     ps6_5       ps6_addr.bit.b5 /* Port P125 output function select bit */
+#define     ps6_6       ps6_addr.bit.b6 /* Port P126 output function select bit */
+#define     ps6_7       ps6_addr.bit.b7 /* Port P127 output function select bit */
+
+/*------------------------------------------------------
+    Function Select Register A7
+------------------------------------------------------*/
+union byte_def ps7_addr;
+#define     ps7     ps7_addr.byte
+#define     ps7_0       ps7_addr.bit.b0 /* Port P130 output function select bit */
+#define     ps7_1       ps7_addr.bit.b1 /* Port P131 output function select bit */
+#define     ps7_2       ps7_addr.bit.b2 /* Port P132 output function select bit */
+#define     ps7_3       ps7_addr.bit.b3 /* Port P133 output function select bit */
+#define     ps7_4       ps7_addr.bit.b4 /* Port P134 output function select bit */
+#define     ps7_5       ps7_addr.bit.b5 /* Port P135 output function select bit */
+#define     ps7_6       ps7_addr.bit.b6 /* Port P136 output function select bit */
+#define     ps7_7       ps7_addr.bit.b7 /* Port P137 output function select bit */
+
+/*------------------------------------------------------
+    Function select register A8
+------------------------------------------------------*/
+union byte_def ps8_addr;
+#define     ps8     ps8_addr.byte
+
+#define     ps8_0       ps8_addr.bit.b0 /* Port P140 output function select bit */
+#define     ps8_1       ps8_addr.bit.b1 /* Port P141 output function select bit */
+#define     ps8_2       ps8_addr.bit.b2 /* Port P142 output function select bit */
+#define     ps8_3       ps8_addr.bit.b3 /* Port P143 output function select bit */
+                                        /* (b6-b4) Reserved bit (Set to 0) */
+                                        /* (b7) Nothing is assigned */
+
+/*------------------------------------------------------
+    Function select register A9
+------------------------------------------------------*/
+union byte_def ps9_addr;
+#define     ps9     ps9_addr.byte
+
+#define     ps9_0       ps9_addr.bit.b0 /* Port P150 output function select bit */
+#define     ps9_1       ps9_addr.bit.b1 /* Port P151 output function select bit */
+                                        /* (b2) Reserved bit (Set to 0) */
+#define     ps9_3       ps9_addr.bit.b3 /* Port P153 output function select bit */
+#define     ps9_4       ps9_addr.bit.b4 /* Port P154 output function select bit */
+                                        /* (b5) Reserved bit (Set to 0) */
+#define     ps9_6       ps9_addr.bit.b6 /* Port P156 output function select bit */
+#define     ps9_7       ps9_addr.bit.b7 /* Port P157 output function select bit */
+
+/*------------------------------------------------------
+    Function select register B0
+------------------------------------------------------*/
+union byte_def psl0_addr;
+#define     psl0    psl0_addr.byte
+#define     psl0_0      psl0_addr.bit.b0 /* Port P60 output peripheral function select bit */
+#define     psl0_1      psl0_addr.bit.b1 /* Port P61 output peripheral function select bit */
+#define     psl0_2      psl0_addr.bit.b2 /* Port P62 output peripheral function select bit */
+                                         /* (b3) Reserved bit (Set to 0) */
+#define     psl0_4      psl0_addr.bit.b4 /* Port P64 output peripheral function select bit */
+                                         /* (b5) Reserved bit (Set to 0) */
+#define     psl0_6      psl0_addr.bit.b6 /* Port P66 output peripheral function select bit */
+                                         /* (b7) Reserved bit (Set to 0) */
+
+/*------------------------------------------------------
+    Function select register B1
+------------------------------------------------------*/
+union byte_def psl1_addr;
+#define     psl1    psl1_addr.byte
+
+#define     psl1_0      psl1_addr.bit.b0 /* Port P70 output peripheral function select bit */
+#define     psl1_1      psl1_addr.bit.b1 /* Port P71 output peripheral function select bit */
+#define     psl1_2      psl1_addr.bit.b2 /* Port P72 output peripheral function select bit */
+#define     psl1_3      psl1_addr.bit.b3 /* Port P73 output peripheral function select bit */
+#define     psl1_4      psl1_addr.bit.b4 /* Port P74 output peripheral function select bit */
+#define     psl1_5      psl1_addr.bit.b5 /* Port P75 output peripheral function select bit */
+#define     psl1_6      psl1_addr.bit.b6 /* Port P76 output peripheral function select bit */
+#define     psl1_7      psl1_addr.bit.b7 /* Port P77 output peripheral function select bit */
+
+/*------------------------------------------------------
+    Function select register B2
+------------------------------------------------------*/
+union byte_def psl2_addr;
+#define     psl2    psl2_addr.byte
+
+#define     psl2_0      psl2_addr.bit.b0 /* Port P80 output peripheral function select bit */
+#define     psl2_1      psl2_addr.bit.b1 /* Port P81 output peripheral function select bit */
+#define     psl2_2      psl2_addr.bit.b2 /* Port P82 output peripheral function select bit */
+                                         /* (b4-b3) Reserved bit (Set to 0) */
+                                         /* (b5) Nothing is assigned */
+                                         /* (b7-b6) Reserved bit (Set to 0) */
+
+/*------------------------------------------------------
+    Function select register B3
+------------------------------------------------------*/
+union byte_def psl3_addr;
+#define     psl3    psl3_addr.byte
+                                         /* (b0) Reserved bit (Set to 0) */
+#define     psl3_1      psl3_addr.bit.b1 /* Port P91 output peripheral function select bit */
+#define     psl3_2      psl3_addr.bit.b2 /* Port P92 output peripheral function select bit */
+#define     psl3_3      psl3_addr.bit.b3 /* Port P93 output peripheral function select bit */
+#define     psl3_4      psl3_addr.bit.b4 /* Port P94 output peripheral function select bit */
+#define     psl3_5      psl3_addr.bit.b5 /* Port P95 output peripheral function select bit */
+#define     psl3_6      psl3_addr.bit.b6 /* Port P96 output peripheral function select bit */
+#define     psl3_7      psl3_addr.bit.b7 /* Port P97 output peripheral function select bit */
+
+/*------------------------------------------------------
+    Function Select Register B6
+------------------------------------------------------*/
+union byte_def psl6_addr;
+#define     psl6    psl6_addr.byte
+#define     psl6_0      psl6_addr.bit.b0 /* Port P120 output peripheral function select bit */
+#define     psl6_1      psl6_addr.bit.b1 /* Port P121 output peripheral function select bit */
+                                         /* (b2) Reserved bit (Set to 0) */
+#define     psl6_3      psl6_addr.bit.b3 /* Port P123 output peripheral function select bit */
+                                         /* (b7-b4) Reserved bit (Set to 0) */
+
+/*------------------------------------------------------
+    Function select register B9
+------------------------------------------------------*/
+union byte_def psl9_addr;
+#define     psl9    psl9_addr.byte
+
+#define     psl9_0      psl9_addr.bit.b0 /* Port P152 output peripheral function select bit */
+#define     psl9_1      psl9_addr.bit.b1 /* Port P151 output peripheral function select bit */
+                                         /* (b3-b2) Nothing is assigned */
+#define     psl9_4      psl9_addr.bit.b4 /* Port P154 output peripheral function select bit */
+                                         /* (b7-b5) Nothing is assigned */
+
+/*------------------------------------------------------
+    Function select register C
+------------------------------------------------------*/
+union byte_def psc_addr;
+#define     psc     psc_addr.byte
+
+#define     psc_0       psc_addr.bit.b0 /* Port P70 output peripheral function select bit */
+#define     psc_1       psc_addr.bit.b1 /* Port P71 output peripheral function select bit */
+#define     psc_2       psc_addr.bit.b2 /* Port P72 output peripheral function select bit */
+#define     psc_3       psc_addr.bit.b3 /* Port P73 output peripheral function select bit */
+#define     psc_4       psc_addr.bit.b4 /* Port P74 output peripheral function select bit */
+#define     psc_5       psc_addr.bit.b5 /* Port P75 output peripheral function select bit */
+#define     psc_6       psc_addr.bit.b6 /* Port P76 output peripheral function select bit */
+#define     psc_7       psc_addr.bit.b7 /* Port Key input interrupt disable bit */
+
+/*------------------------------------------------------
+    Function Select Register C2
+------------------------------------------------------*/
+union byte_def psc2_addr;
+#define     psc2     psc2_addr.byte
+                                         /* (b0) Nothing is assigned */
+#define     psc2_1      psc2_addr.bit.b1 /* Port P81 output peripheral function select bit */
+#define     psc2_2      psc2_addr.bit.b2 /* Port P82 output peripheral function select bit */
+                                         /* (b7-b3) Nothing is assigned */
+
+/*------------------------------------------------------
+    Function Select Register C3
+------------------------------------------------------*/
+union byte_def psc3_addr;
+#define     psc3     psc3_addr.byte
+                                         /* (b5-b0) Nothing is assigned */
+#define     psc3_6      psc3_addr.bit.b6 /* Port P96 output peripheral function select bit */
+                                         /* (b7) Nothing is assigned */
+
+/*------------------------------------------------------
+    Function Select Register C6
+------------------------------------------------------*/
+union byte_def psc6_addr;
+#define     psc6     psc6_addr.byte
+
+#define     psc6_0      psc6_addr.bit.b0 /* Port P120 output peripheral function select bit */
+#define     psc6_1      psc6_addr.bit.b1 /* Port P121 output peripheral function select bit */
+                                         /* (b2) Nothing is assigned */
+#define     psc6_3      psc6_addr.bit.b3 /* Port P123 output peripheral function select bit */
+                                         /* (b7-b4) Nothing is assigned */
+
+/*------------------------------------------------------
+    Function Select Register D1
+------------------------------------------------------*/
+union byte_def psd1_addr;
+#define     psd1     psd1_addr.byte
+
+#define     psd1_0      psd1_addr.bit.b0    /* Port P70 output peripheral function select bit */
+#define     psd1_1      psd1_addr.bit.b1    /* Port P71 output peripheral function select bit */
+                                            /* (b3-b2) Nothing is assigned */
+#define     psd1_4      psd1_addr.bit.b4    /* Port P74 output peripheral function select bit */
+                                            /* (b5) Nothing is assigned */
+#define     psd1_6      psd1_addr.bit.b6    /* Port P76 output peripheral function select bit */
+#define     psd1_7      psd1_addr.bit.b7    /* Port P77 output peripheral function select bit */
+
+/*------------------------------------------------------
+    Function select register D2
+------------------------------------------------------*/
+union byte_def psd2_addr;
+#define     psd2    psd2_addr.byte
+                                         /* (b0) Nothing is assigned */
+#define     psd2_1      psd2_addr.bit.b1 /* Port P81 output peripheral function select bit */
+                                         /* (b7-b2) Nothing is assigned */
+
+/*------------------------------------------------------
+    Function select register E1
+------------------------------------------------------*/
+union byte_def pse1_addr;
+#define     pse1    pse1_addr.byte
+#define     pse1_0      pse1_addr.bit.b0 /* Port P70 output peripheral function select bit */
+#define     pse1_1      pse1_addr.bit.b1 /* Port P71 output peripheral function select bit */
+                                         /* (b5-b2) Nothing is assigned */
+#define     pse1_6      pse1_addr.bit.b6 /* Port P76 output peripheral function select bit */
+#define     pse1_7      pse1_addr.bit.b7 /* Port P77 output peripheral function select bit */
+
+/*------------------------------------------------------
+    Function select register E2
+------------------------------------------------------*/
+union byte_def pse2_addr;
+#define     pse2    pse2_addr.byte
+                                         /* (b0) Nothing is assigned */
+#define     pse2_1      pse2_addr.bit.b1 /* Port P81 output peripheral function select bit */
+                                         /* (b7-b2) Nothing is assigned */
+
+/*------------------------------------------------------
+    UARTi boud rate register (i=0,1,2,3,4)
+        (1) The MOV instruction should be used to set UiBRG register
+        (2) The UiBRG register should be set while stop data transmitting and receiveing
+------------------------------------------------------*/
+union byte_def u0brg_addr;
+#define     u0brg       u0brg_addr.byte
+
+union byte_def u1brg_addr;
+#define     u1brg       u1brg_addr.byte
+
+union byte_def u2brg_addr;
+#define     u2brg       u2brg_addr.byte
+
+union byte_def u3brg_addr;
+#define     u3brg       u3brg_addr.byte
+
+union byte_def u4brg_addr;
+#define     u4brg       u4brg_addr.byte
+
+union byte_def u5brg_addr;
+#define     u5brg       u5brg_addr.byte
+
+union byte_def u6brg_addr;
+#define     u6brg       u6brg_addr.byte
+
+
+/********************************************************
+*   declare SFR union                                   *
+********************************************************/
+
+/*------------------------------------------------------
+    Interrupt control registers
+------------------------------------------------------*/
+
+/*------------------------------------------------------
+     ad0ic
+------------------------------------------------------*/
+union byte_def ad0ic_addr;
+#define     ad0ic        ad0ic_addr.byte
+
+#define     ilvl0_ad0ic  ad0ic_addr.bit.b0
+#define     ilvl1_ad0ic  ad0ic_addr.bit.b1
+#define     ilvl2_ad0ic  ad0ic_addr.bit.b2
+#define     ir_ad0ic     ad0ic_addr.bit.b3
+
+/*------------------------------------------------------
+     bcn0ic
+------------------------------------------------------*/
+union byte_def bcn0ic_addr;
+#define     bcn0ic      bcn0ic_addr.byte
+
+#define     ilvl0_bcn0ic    bcn0ic_addr.bit.b0
+#define     ilvl1_bcn0ic    bcn0ic_addr.bit.b1
+#define     ilvl2_bcn0ic    bcn0ic_addr.bit.b2
+#define     ir_bcn0ic       bcn0ic_addr.bit.b3
+
+/*------------------------------------------------------
+     bcn1ic
+------------------------------------------------------*/
+union byte_def bcn1ic_addr;
+#define     bcn1ic      bcn1ic_addr.byte
+
+#define     ilvl0_bcn1ic    bcn1ic_addr.bit.b0
+#define     ilvl1_bcn1ic    bcn1ic_addr.bit.b1
+#define     ilvl2_bcn1ic    bcn1ic_addr.bit.b2
+#define     ir_bcn1ic       bcn1ic_addr.bit.b3
+
+/*------------------------------------------------------
+     bcn2ic
+------------------------------------------------------*/
+union byte_def bcn2ic_addr;
+#define     bcn2ic      bcn2ic_addr.byte
+
+#define     ilvl0_bcn2ic    bcn2ic_addr.bit.b0
+#define     ilvl1_bcn2ic    bcn2ic_addr.bit.b1
+#define     ilvl2_bcn2ic    bcn2ic_addr.bit.b2
+#define     ir_bcn2ic       bcn2ic_addr.bit.b3
+
+/*------------------------------------------------------
+     bcn3ic
+------------------------------------------------------*/
+union byte_def bcn3ic_addr;
+#define     bcn3ic      bcn3ic_addr.byte
+
+#define     ilvl0_bcn3ic    bcn3ic_addr.bit.b0
+#define     ilvl1_bcn3ic    bcn3ic_addr.bit.b1
+#define     ilvl2_bcn3ic    bcn3ic_addr.bit.b2
+#define     ir_bcn3ic       bcn3ic_addr.bit.b3
+
+/*------------------------------------------------------
+     bcn4ic
+------------------------------------------------------*/
+union byte_def bcn4ic_addr;
+#define     bcn4ic      bcn4ic_addr.byte
+
+#define     ilvl0_bcn4ic    bcn4ic_addr.bit.b0
+#define     ilvl1_bcn4ic    bcn4ic_addr.bit.b1
+#define     ilvl2_bcn4ic    bcn4ic_addr.bit.b2
+#define     ir_bcn4ic       bcn4ic_addr.bit.b3
+
+/*------------------------------------------------------
+     dm0ic
+------------------------------------------------------*/
+union byte_def dm0ic_addr;
+#define     dm0ic       dm0ic_addr.byte
+
+#define     ilvl0_dm0ic dm0ic_addr.bit.b0
+#define     ilvl1_dm0ic dm0ic_addr.bit.b1
+#define     ilvl2_dm0ic dm0ic_addr.bit.b2
+#define     ir_dm0ic    dm0ic_addr.bit.b3
+
+/*------------------------------------------------------
+     dm1ic
+------------------------------------------------------*/
+union byte_def dm1ic_addr;
+#define     dm1ic       dm1ic_addr.byte
+
+#define     ilvl0_dm1ic dm1ic_addr.bit.b0
+#define     ilvl1_dm1ic dm1ic_addr.bit.b1
+#define     ilvl2_dm1ic dm1ic_addr.bit.b2
+#define     ir_dm1ic    dm1ic_addr.bit.b3
+
+/*------------------------------------------------------
+     dm2ic
+------------------------------------------------------*/
+union byte_def dm2ic_addr;
+#define     dm2ic       dm2ic_addr.byte
+
+#define     ilvl0_dm2ic dm2ic_addr.bit.b0
+#define     ilvl1_dm2ic dm2ic_addr.bit.b1
+#define     ilvl2_dm2ic dm2ic_addr.bit.b2
+#define     ir_dm2ic    dm2ic_addr.bit.b3
+
+/*------------------------------------------------------
+     dm3ic
+------------------------------------------------------*/
+union byte_def dm3ic_addr;
+#define     dm3ic       dm3ic_addr.byte
+
+#define     ilvl0_dm3ic dm3ic_addr.bit.b0
+#define     ilvl1_dm3ic dm3ic_addr.bit.b1
+#define     ilvl2_dm3ic dm3ic_addr.bit.b2
+#define     ir_dm3ic    dm3ic_addr.bit.b3
+
+
+/*------------------------------------------------------
+     kupic
+------------------------------------------------------*/
+union byte_def kupic_addr;
+#define     kupic       kupic_addr.byte
+
+#define     ilvl0_kupic kupic_addr.bit.b0
+#define     ilvl1_kupic kupic_addr.bit.b1
+#define     ilvl2_kupic kupic_addr.bit.b2
+#define     ir_kupic    kupic_addr.bit.b3
+
+/*------------------------------------------------------
+     ta0ic
+------------------------------------------------------*/
+union byte_def ta0ic_addr;
+#define     ta0ic       ta0ic_addr.byte
+
+#define     ilvl0_ta0ic ta0ic_addr.bit.b0
+#define     ilvl1_ta0ic ta0ic_addr.bit.b1
+#define     ilvl2_ta0ic ta0ic_addr.bit.b2
+#define     ir_ta0ic    ta0ic_addr.bit.b3
+
+/*------------------------------------------------------
+     ta1ic
+------------------------------------------------------*/
+union byte_def ta1ic_addr;
+#define     ta1ic       ta1ic_addr.byte
+
+#define     ilvl0_ta1ic ta1ic_addr.bit.b0
+#define     ilvl1_ta1ic ta1ic_addr.bit.b1
+#define     ilvl2_ta1ic ta1ic_addr.bit.b2
+#define     ir_ta1ic    ta1ic_addr.bit.b3
+
+/*------------------------------------------------------
+     ta2ic
+------------------------------------------------------*/
+union byte_def ta2ic_addr;
+#define     ta2ic       ta2ic_addr.byte
+#define     ilvl0_ta2ic ta2ic_addr.bit.b0
+#define     ilvl1_ta2ic ta2ic_addr.bit.b1
+#define     ilvl2_ta2ic ta2ic_addr.bit.b2
+#define     ir_ta2ic    ta2ic_addr.bit.b3
+
+/*------------------------------------------------------
+     ta3ic
+------------------------------------------------------*/
+union byte_def ta3ic_addr;
+#define     ta3ic       ta3ic_addr.byte
+
+#define     ilvl0_ta3ic ta3ic_addr.bit.b0
+#define     ilvl1_ta3ic ta3ic_addr.bit.b1
+#define     ilvl2_ta3ic ta3ic_addr.bit.b2
+#define     ir_ta3ic    ta3ic_addr.bit.b3
+
+/*------------------------------------------------------
+     ta4ic
+------------------------------------------------------*/
+union byte_def ta4ic_addr;
+#define     ta4ic       ta4ic_addr.byte
+
+#define     ilvl0_ta4ic ta4ic_addr.bit.b0
+#define     ilvl1_ta4ic ta4ic_addr.bit.b1
+#define     ilvl2_ta4ic ta4ic_addr.bit.b2
+#define     ir_ta4ic    ta4ic_addr.bit.b3
+
+/*------------------------------------------------------
+     tb0ic
+------------------------------------------------------*/
+union byte_def tb0ic_addr;
+#define     tb0ic       tb0ic_addr.byte
+
+#define     ilvl0_tb0ic tb0ic_addr.bit.b0
+#define     ilvl1_tb0ic tb0ic_addr.bit.b1
+#define     ilvl2_tb0ic tb0ic_addr.bit.b2
+#define     ir_tb0ic    tb0ic_addr.bit.b3
+
+/*------------------------------------------------------
+     tb1ic
+------------------------------------------------------*/
+union byte_def tb1ic_addr;
+#define     tb1ic       tb1ic_addr.byte
+
+#define     ilvl0_tb1ic tb1ic_addr.bit.b0
+#define     ilvl1_tb1ic tb1ic_addr.bit.b1
+#define     ilvl2_tb1ic tb1ic_addr.bit.b2
+#define     ir_tb1ic    tb1ic_addr.bit.b3
+
+/*------------------------------------------------------
+     tb2ic
+------------------------------------------------------*/
+union byte_def tb2ic_addr;
+#define     tb2ic       tb2ic_addr.byte
+
+#define     ilvl0_tb2ic tb2ic_addr.bit.b0
+#define     ilvl1_tb2ic tb2ic_addr.bit.b1
+#define     ilvl2_tb2ic tb2ic_addr.bit.b2
+#define     ir_tb2ic    tb2ic_addr.bit.b3
+
+/*------------------------------------------------------
+     tb3ic
+------------------------------------------------------*/
+union byte_def tb3ic_addr;
+#define     tb3ic       tb3ic_addr.byte
+
+#define     ilvl0_tb3ic tb3ic_addr.bit.b0
+#define     ilvl1_tb3ic tb3ic_addr.bit.b1
+#define     ilvl2_tb3ic tb3ic_addr.bit.b2
+#define     ir_tb3ic    tb3ic_addr.bit.b3
+
+/*------------------------------------------------------
+     tb4ic
+------------------------------------------------------*/
+union byte_def tb4ic_addr;
+#define     tb4ic       tb4ic_addr.byte
+
+#define     ilvl0_tb4ic tb4ic_addr.bit.b0
+#define     ilvl1_tb4ic tb4ic_addr.bit.b1
+#define     ilvl2_tb4ic tb4ic_addr.bit.b2
+#define     ir_tb4ic    tb4ic_addr.bit.b3
+
+/*------------------------------------------------------
+     tb5ic
+------------------------------------------------------*/
+union byte_def tb5ic_addr;
+#define     tb5ic       tb5ic_addr.byte
+
+#define     ilvl0_tb5ic tb5ic_addr.bit.b0
+#define     ilvl1_tb5ic tb5ic_addr.bit.b1
+#define     ilvl2_tb5ic tb5ic_addr.bit.b2
+#define     ir_tb5ic    tb5ic_addr.bit.b3
+
+/*------------------------------------------------------
+     s0tic
+------------------------------------------------------*/
+union byte_def s0tic_addr;
+#define     s0tic       s0tic_addr.byte
+
+#define     ilvl0_s0tic s0tic_addr.bit.b0
+#define     ilvl1_s0tic s0tic_addr.bit.b1
+#define     ilvl2_s0tic s0tic_addr.bit.b2
+#define     ir_s0tic    s0tic_addr.bit.b3
+
+/*------------------------------------------------------
+     s1tic
+------------------------------------------------------*/
+union byte_def s1tic_addr;
+#define     s1tic       s1tic_addr.byte
+
+#define     ilvl0_s1tic s1tic_addr.bit.b0
+#define     ilvl1_s1tic s1tic_addr.bit.b1
+#define     ilvl2_s1tic s1tic_addr.bit.b2
+#define     ir_s1tic    s1tic_addr.bit.b3
+
+/*------------------------------------------------------
+     s2tic
+------------------------------------------------------*/
+union byte_def s2tic_addr;
+#define     s2tic       s2tic_addr.byte
+
+#define     ilvl0_s2tic s2tic_addr.bit.b0
+#define     ilvl1_s2tic s2tic_addr.bit.b1
+#define     ilvl2_s2tic s2tic_addr.bit.b2
+#define     ir_s2tic    s2tic_addr.bit.b3
+
+/*------------------------------------------------------
+     s3tic
+------------------------------------------------------*/
+union byte_def s3tic_addr;
+#define     s3tic       s3tic_addr.byte
+
+#define     ilvl0_s3tic s3tic_addr.bit.b0
+#define     ilvl1_s3tic s3tic_addr.bit.b1
+#define     ilvl2_s3tic s3tic_addr.bit.b2
+#define     ir_s3tic    s3tic_addr.bit.b3
+
+/*------------------------------------------------------
+     s4tic
+------------------------------------------------------*/
+union byte_def s4tic_addr;
+#define     s4tic       s4tic_addr.byte
+
+#define     ilvl0_s4tic s4tic_addr.bit.b0
+#define     ilvl1_s4tic s4tic_addr.bit.b1
+#define     ilvl2_s4tic s4tic_addr.bit.b2
+#define     ir_s4tic    s4tic_addr.bit.b3
+
+/*------------------------------------------------------
+     s0ric
+------------------------------------------------------*/
+union byte_def s0ric_addr;
+#define     s0ric       s0ric_addr.byte
+
+#define     ilvl0_s0ric s0ric_addr.bit.b0
+#define     ilvl1_s0ric s0ric_addr.bit.b1
+#define     ilvl2_s0ric s0ric_addr.bit.b2
+#define     ir_s0ric    s0ric_addr.bit.b3
+
+/*------------------------------------------------------
+     s1ric
+------------------------------------------------------*/
+union byte_def s1ric_addr;
+#define     s1ric       s1ric_addr.byte
+
+#define     ilvl0_s1ric s1ric_addr.bit.b0
+#define     ilvl1_s1ric s1ric_addr.bit.b1
+#define     ilvl2_s1ric s1ric_addr.bit.b2
+#define     ir_s1ric    s1ric_addr.bit.b3
+
+/*------------------------------------------------------
+     s2ric
+------------------------------------------------------*/
+union byte_def s2ric_addr;
+#define     s2ric       s2ric_addr.byte
+
+#define     ilvl0_s2ric s2ric_addr.bit.b0
+#define     ilvl1_s2ric s2ric_addr.bit.b1
+#define     ilvl2_s2ric s2ric_addr.bit.b2
+#define     ir_s2ric    s2ric_addr.bit.b3
+
+/*------------------------------------------------------
+     s3ric
+------------------------------------------------------*/
+union byte_def s3ric_addr;
+#define     s3ric       s3ric_addr.byte
+
+#define     ilvl0_s3ric s3ric_addr.bit.b0
+#define     ilvl1_s3ric s3ric_addr.bit.b1
+#define     ilvl2_s3ric s3ric_addr.bit.b2
+#define     ir_s3ric    s3ric_addr.bit.b3
+
+/*------------------------------------------------------
+     s4ric
+------------------------------------------------------*/
+union byte_def s4ric_addr;
+#define     s4ric       s4ric_addr.byte
+
+#define     ilvl0_s4ric s4ric_addr.bit.b0
+#define     ilvl1_s4ric s4ric_addr.bit.b1
+#define     ilvl2_s4ric s4ric_addr.bit.b2
+#define     ir_s4ric    s4ric_addr.bit.b3
+
+/*------------------------------------------------------
+     iio0ic
+------------------------------------------------------*/
+union byte_def iio0ic_addr;
+#define     iio0ic       iio0ic_addr.byte
+
+#define     ilvl0_iio0ic iio0ic_addr.bit.b0
+#define     ilvl1_iio0ic iio0ic_addr.bit.b1
+#define     ilvl2_iio0ic iio0ic_addr.bit.b2
+#define     ir_iio0ic    iio0ic_addr.bit.b3
+
+/*------------------------------------------------------
+     iio1ic
+------------------------------------------------------*/
+union byte_def iio1ic_addr;
+#define     iio1ic       iio1ic_addr.byte
+
+#define     ilvl0_iio1ic iio1ic_addr.bit.b0
+#define     ilvl1_iio1ic iio1ic_addr.bit.b1
+#define     ilvl2_iio1ic iio1ic_addr.bit.b2
+#define     ir_iio1ic    iio1ic_addr.bit.b3
+
+/*------------------------------------------------------
+     iio2ic
+------------------------------------------------------*/
+union byte_def iio2ic_addr;
+#define     iio2ic       iio2ic_addr.byte
+
+#define     ilvl0_iio2ic iio2ic_addr.bit.b0
+#define     ilvl1_iio2ic iio2ic_addr.bit.b1
+#define     ilvl2_iio2ic iio2ic_addr.bit.b2
+#define     ir_iio2ic    iio2ic_addr.bit.b3
+
+/*------------------------------------------------------
+     iio3ic
+------------------------------------------------------*/
+union byte_def iio3ic_addr;
+#define     iio3ic       iio3ic_addr.byte
+
+#define     ilvl0_iio3ic iio3ic_addr.bit.b0
+#define     ilvl1_iio3ic iio3ic_addr.bit.b1
+#define     ilvl2_iio3ic iio3ic_addr.bit.b2
+#define     ir_iio3ic    iio3ic_addr.bit.b3
+
+/*------------------------------------------------------
+     iio4ic
+------------------------------------------------------*/
+union byte_def iio4ic_addr;
+#define     iio4ic       iio4ic_addr.byte
+
+#define     ilvl0_iio4ic iio4ic_addr.bit.b0
+#define     ilvl1_iio4ic iio4ic_addr.bit.b1
+#define     ilvl2_iio4ic iio4ic_addr.bit.b2
+#define     ir_iio4ic    iio4ic_addr.bit.b3
+
+/*------------------------------------------------------
+     iio5ic
+------------------------------------------------------*/
+union byte_def iio5ic_addr;
+#define     iio5ic       iio5ic_addr.byte
+
+#define     ilvl0_iio5ic iio5ic_addr.bit.b0
+#define     ilvl1_iio5ic iio5ic_addr.bit.b1
+#define     ilvl2_iio5ic iio5ic_addr.bit.b2
+#define     ir_iio5ic    iio5ic_addr.bit.b3
+
+/*------------------------------------------------------
+     iio6ic
+------------------------------------------------------*/
+union byte_def iio6ic_addr;
+#define     iio6ic       iio6ic_addr.byte
+
+#define     ilvl0_iio6ic iio6ic_addr.bit.b0
+#define     ilvl1_iio6ic iio6ic_addr.bit.b1
+#define     ilvl2_iio6ic iio6ic_addr.bit.b2
+#define     ir_iio6ic    iio6ic_addr.bit.b3
+
+/*------------------------------------------------------
+     iio7ic
+------------------------------------------------------*/
+union byte_def iio7ic_addr;
+#define     iio7ic       iio7ic_addr.byte
+
+#define     ilvl0_iio7ic iio7ic_addr.bit.b0
+#define     ilvl1_iio7ic iio7ic_addr.bit.b1
+#define     ilvl2_iio7ic iio7ic_addr.bit.b2
+#define     ir_iio7ic    iio7ic_addr.bit.b3
+
+/*------------------------------------------------------
+     iio8ic
+------------------------------------------------------*/
+union byte_def iio8ic_addr;
+#define     iio8ic       iio8ic_addr.byte
+
+#define     ilvl0_iio8ic iio8ic_addr.bit.b0
+#define     ilvl1_iio8ic iio8ic_addr.bit.b1
+#define     ilvl2_iio8ic iio8ic_addr.bit.b2
+#define     ir_iio8ic    iio8ic_addr.bit.b3
+
+/*------------------------------------------------------
+     iio9ic
+------------------------------------------------------*/
+union byte_def iio9ic_addr;
+#define     iio9ic       iio9ic_addr.byte
+
+#define     ilvl0_iio9ic iio9ic_addr.bit.b0
+#define     ilvl1_iio9ic iio9ic_addr.bit.b1
+#define     ilvl2_iio9ic iio9ic_addr.bit.b2
+#define     ir_iio9ic    iio9ic_addr.bit.b3
+
+/*------------------------------------------------------
+     iio10ic
+------------------------------------------------------*/
+union byte_def iio10ic_addr;
+#define     iio10ic       iio10ic_addr.byte
+
+#define     ilvl0_iio10ic iio10ic_addr.bit.b0
+#define     ilvl1_iio10ic iio10ic_addr.bit.b1
+#define     ilvl2_iio10ic iio10ic_addr.bit.b2
+#define     ir_iio10ic    iio10ic_addr.bit.b3
+
+/*------------------------------------------------------
+     iio11ic
+------------------------------------------------------*/
+union byte_def iio11ic_addr;
+#define     iio11ic       iio11ic_addr.byte
+
+#define     ilvl0_iio11ic iio11ic_addr.bit.b0
+#define     ilvl1_iio11ic iio11ic_addr.bit.b1
+#define     ilvl2_iio11ic iio11ic_addr.bit.b2
+#define     ir_iio11ic    iio11ic_addr.bit.b3
+
+/*------------------------------------------------------
+     int0ic
+------------------------------------------------------*/
+union byte_def int0ic_addr;
+#define     int0ic      int0ic_addr.byte
+
+#define     ilvl0_int0ic    int0ic_addr.bit.b0
+#define     ilvl1_int0ic    int0ic_addr.bit.b1
+#define     ilvl2_int0ic    int0ic_addr.bit.b2
+#define     ir_int0ic       int0ic_addr.bit.b3
+#define     pol_int0ic      int0ic_addr.bit.b4
+#define     lvs_int0ic      int0ic_addr.bit.b5
+
+/*------------------------------------------------------
+     int1ic
+------------------------------------------------------*/
+union byte_def int1ic_addr;
+#define     int1ic      int1ic_addr.byte
+
+#define     ilvl0_int1ic    int1ic_addr.bit.b0
+#define     ilvl1_int1ic    int1ic_addr.bit.b1
+#define     ilvl2_int1ic    int1ic_addr.bit.b2
+#define     ir_int1ic       int1ic_addr.bit.b3
+#define     pol_int1ic      int1ic_addr.bit.b4
+#define     lvs_int1ic      int1ic_addr.bit.b5
+
+/*------------------------------------------------------
+     int2ic
+------------------------------------------------------*/
+union byte_def int2ic_addr;
+#define     int2ic      int2ic_addr.byte
+
+#define     ilvl0_int2ic    int2ic_addr.bit.b0
+#define     ilvl1_int2ic    int2ic_addr.bit.b1
+#define     ilvl2_int2ic    int2ic_addr.bit.b2
+#define     ir_int2ic       int2ic_addr.bit.b3
+#define     pol_int2ic      int2ic_addr.bit.b4
+#define     lvs_int2ic      int2ic_addr.bit.b5
+
+/*------------------------------------------------------
+     int3ic
+------------------------------------------------------*/
+union byte_def int3ic_addr;
+#define     int3ic      int3ic_addr.byte
+
+#define     ilvl0_int3ic    int3ic_addr.bit.b0
+#define     ilvl1_int3ic    int3ic_addr.bit.b1
+#define     ilvl2_int3ic    int3ic_addr.bit.b2
+#define     ir_int3ic       int3ic_addr.bit.b3
+#define     pol_int3ic      int3ic_addr.bit.b4
+#define     lvs_int3ic      int3ic_addr.bit.b5
+
+/*------------------------------------------------------
+     int4ic
+------------------------------------------------------*/
+union byte_def int4ic_addr;
+#define     int4ic      int4ic_addr.byte
+
+#define     ilvl0_int4ic    int4ic_addr.bit.b0
+#define     ilvl1_int4ic    int4ic_addr.bit.b1
+#define     ilvl2_int4ic    int4ic_addr.bit.b2
+#define     ir_int4ic       int4ic_addr.bit.b3
+#define     pol_int4ic      int4ic_addr.bit.b4
+#define     lvs_int4ic      int4ic_addr.bit.b5
+
+/*------------------------------------------------------
+     int5ic
+------------------------------------------------------*/
+union byte_def int5ic_addr;
+#define     int5ic      int5ic_addr.byte
+
+#define     ilvl0_int5ic    int5ic_addr.bit.b0
+#define     ilvl1_int5ic    int5ic_addr.bit.b1
+#define     ilvl2_int5ic    int5ic_addr.bit.b2
+#define     ir_int5ic       int5ic_addr.bit.b3
+#define     pol_int5ic      int5ic_addr.bit.b4
+#define     lvs_int5ic      int5ic_addr.bit.b5
+
+/*------------------------------------------------------
+     CAN0 Interrupt control register
+------------------------------------------------------*/
+union byte_def can0ic_addr;
+#define     can0ic      can0ic_addr.byte
+
+#define     ilvl0_can0ic    can0ic_addr.bit.b0   /* Interrupt priority level select bit */
+#define     ilvl1_can0ic    can0ic_addr.bit.b1   /* Interrupt priority level select bit */
+#define     ilvl2_can0ic    can0ic_addr.bit.b2   /* Interrupt priority level select bit */
+#define     ir_can0ic       can0ic_addr.bit.b3      /* Interrupt request bit */
+
+/*------------------------------------------------------
+     CAN1 Interrupt control register
+------------------------------------------------------*/
+union byte_def can1ic_addr;
+#define     can1ic      can1ic_addr.byte
+
+#define     ilvl0_can1ic    can1ic_addr.bit.b0
+#define     ilvl1_can1ic    can1ic_addr.bit.b1
+#define     ilvl2_can1ic    can1ic_addr.bit.b2
+#define     ir_can1ic       can1ic_addr.bit.b3
+
+/*------------------------------------------------------
+     CAN2 Interrupt control register
+------------------------------------------------------*/
+union byte_def can2ic_addr;
+#define     can2ic      can2ic_addr.byte
+
+#define     ilvl0_can2ic    can2ic_addr.bit.b0
+#define     ilvl1_can2ic    can2ic_addr.bit.b1
+#define     ilvl2_can2ic    can2ic_addr.bit.b2
+#define     ir_can2ic       can2ic_addr.bit.b3
+
+/*------------------------------------------------------
+     CAN3 Interrupt control register
+------------------------------------------------------*/
+union byte_def can3ic_addr;
+#define     can3ic      can3ic_addr.byte
+
+#define     ilvl0_can3ic    can3ic_addr.bit.b0
+#define     ilvl1_can3ic    can3ic_addr.bit.b1
+#define     ilvl2_can3ic    can3ic_addr.bit.b2
+#define     ir_can3ic       can3ic_addr.bit.b3
+
+/*------------------------------------------------------
+     CAN4 Interrupt control register
+------------------------------------------------------*/
+union byte_def can4ic_addr;
+#define     can4ic      can4ic_addr.byte
+
+#define     ilvl0_can4ic    can4ic_addr.bit.b0
+#define     ilvl1_can4ic    can4ic_addr.bit.b1
+#define     ilvl2_can4ic    can4ic_addr.bit.b2
+#define     ir_can4ic       can4ic_addr.bit.b3
+
+/*------------------------------------------------------
+     CAN5 Interrupt control register
+------------------------------------------------------*/
+union byte_def can5ic_addr;
+#define     can5ic      can5ic_addr.byte
+
+#define     ilvl0_can5ic    can5ic_addr.bit.b0
+#define     ilvl1_can5ic    can5ic_addr.bit.b1
+#define     ilvl2_can5ic    can5ic_addr.bit.b2
+#define     ir_can5ic       can5ic_addr.bit.b3
+
+/*------------------------------------------------------
+     Interrupt Request Register
+------------------------------------------------------*/
+
+/*------------------------------------------------------
+     iio0ir
+------------------------------------------------------*/
+union byte_def iio0ir_addr;
+#define    iio0ir   iio0ir_addr.byte
+                                            /* (b0) - */
+                                            /* (b1) - */
+#define    tm13r    iio0ir_addr.bit.b2    /* II/O time measurement 3 interrupt */
+#define    po13r    iio0ir_addr.bit.b2    /* II/O waveform generation function 3 interrupt */
+                                            /* (b3) - */
+#define    g0rir    iio0ir_addr.bit.b4    /* II/O communication unit 0 HDLC data processing function interrupt */
+#define    sio0rr   iio0ir_addr.bit.b5    /* II/O communication unit 0 receive interrupt */
+#define    u5rr     iio0ir_addr.bit.b6    /*  */
+#define    can10r   iio0ir_addr.bit.b7    /* CAN1 communication function interrupt */
+
+/*------------------------------------------------------
+     iio1ir
+------------------------------------------------------*/
+union byte_def iio1ir_addr;
+#define    iio1ir   iio1ir_addr.byte
+                                            /* (b0) - */
+                                            /* (b1) - */
+#define    tm14r    iio1ir_addr.bit.b2    /* II/O time measurement 4 interrupt */
+#define    po14r    iio1ir_addr.bit.b2    /* II/O waveform generation function 4 interrupt */
+                                            /* (b3) - */
+#define    g0tor    iio1ir_addr.bit.b4    /* II/O communication unit 0 HDLC data processing function interrupt */
+#define    sio0tr   iio1ir_addr.bit.b5    /* II/O communication unit 0 transmit interrupt */
+#define    u5tr     iio1ir_addr.bit.b6    /*  */
+#define    can11r   iio1ir_addr.bit.b7    /* CAN1 communication function interrupt */
+
+/*------------------------------------------------------
+     iio2ir
+------------------------------------------------------*/
+union byte_def iio2ir_addr;
+#define    iio2ir   iio2ir_addr.byte
+                                            /* (b0) - */
+                                            /* (b1) - */
+#define    tm12r    iio2ir_addr.bit.b2    /* II/O time measurement 2 interrupt */
+#define    po12r    iio2ir_addr.bit.b2    /* II/O waveform generation function 2 interrupt */
+                                            /* (b3) - */
+#define    g1rir    iio2ir_addr.bit.b4    /* II/O communication unit 1 HDLC data processing function interrupt */
+#define    sio1rr   iio2ir_addr.bit.b5    /* II/O communication unit 1 receive interrupt */
+                                            /* (b6) - */
+                                            /* (b7) - */
+
+/*------------------------------------------------------
+     iio3ir
+------------------------------------------------------*/
+union byte_def iio3ir_addr;
+#define    iio3ir   iio3ir_addr.byte
+                                            /* (b0) - */
+                                            /* (b1) - */
+#define    tm10r    iio3ir_addr.bit.b2    /* II/O time measurement 0 interrupt */
+#define    po10r    iio3ir_addr.bit.b2    /* II/O waveform generation function 0 interrupt */
+#define    po27r    iio3ir_addr.bit.b3    /* II/O waveform generation function 7 interrupt */
+#define    g1tor    iio3ir_addr.bit.b4    /* II/O communication unit 1 HDLC data processing function interrupt */
+#define    sio1tr   iio3ir_addr.bit.b5    /* II/O communication unit 0 transmit interrupt */
+                                            /* (b6) - */
+                                            /* (b7) - */
+
+/*------------------------------------------------------
+     iio4ir
+------------------------------------------------------*/
+union byte_def iio4ir_addr;
+#define    iio4ir   iio4ir_addr.byte
+                                            /* (b0) - */
+                                            /* (b1) - */
+#define    tm17r    iio4ir_addr.bit.b2    /* II/O time measurement 7 interrupt */
+#define    po17r    iio4ir_addr.bit.b2    /* II/O waveform generation function 7 interrupt */
+                                            /* (b3) - */
+#define    bt1r     iio4ir_addr.bit.b4    /* II/O communication base timer interrupt */
+                                            /* (b5) - */
+#define    srt1r    iio4ir_addr.bit.b6    /* II/O special communication function interrupt */
+#define    srt0r    iio4ir_addr.bit.b7    /* II/O special communication function interrupt */
+
+/*------------------------------------------------------
+     iio5ir
+------------------------------------------------------*/
+union byte_def iio5ir_addr;
+#define    iio5ir   iio5ir_addr.byte
+                                            /* (b1-b0) - */
+#define    po21r    iio5ir_addr.bit.b2    /* II/O waveform generation function 1 interrupt */
+                                            /* (b3) - */
+#define    sio2rr   iio5ir_addr.bit.b4    /* II/O communication unit 2 receive interrupt */
+                                            /* (b5) - */
+#define    can1wur  iio5ir_addr.bit.b6    /* CAN1 wake-up interrupt */
+#define    can12r   iio5ir_addr.bit.b7    /* CAN1 communication function interrupt */
+
+/*------------------------------------------------------
+     iio6ir
+------------------------------------------------------*/
+union byte_def iio6ir_addr;
+#define    iio6ir   iio6ir_addr.byte
+                                            /* (b1-b0) - */
+#define    po20r    iio6ir_addr.bit.b2    /* II/O waveform generation function 0 interrupt */
+                                            /* (b3) - */
+#define    sio2tr   iio6ir_addr.bit.b4    /* II/O communication unit 2 transmit interrupt */
+                                            /* (b5) - */
+
+/*------------------------------------------------------
+     iio7ir
+------------------------------------------------------*/
+union byte_def iio7ir_addr;
+#define    iio7ir   iio7ir_addr.byte
+                                            /* (b1-b0) - */
+#define    po22r    iio7ir_addr.bit.b2    /* II/O waveform generation function 2 interrupt */
+                                            /* (b6-b3) - */
+#define    ie0r     iio7ir_addr.bit.b7
+
+/*------------------------------------------------------
+     iio8ir
+------------------------------------------------------*/
+union byte_def iio8ir_addr;
+#define    iio8ir   iio8ir_addr.byte
+                                            /* (b0) - */
+#define    tm11r    iio8ir_addr.bit.b1    /* II/O time measurement 1 interrupt */
+#define    po11r    iio8ir_addr.bit.b1    /* II/O waveform generation function 1 interrupt */
+#define    po23r    iio8ir_addr.bit.b2    /* II/O waveform generation function 3 interrupt */
+                                            /* (b3) - */
+#define    bt2r     iio8ir_addr.bit.b1    /* II/O communication base timer 2 interrupt */
+                                            /* (b5) - */
+#define    ie2r     iio7ir_addr.bit.b6
+#define    ie1r     iio7ir_addr.bit.b7
+
+/*------------------------------------------------------
+     iio9ir
+------------------------------------------------------*/
+union byte_def iio9ir_addr;
+#define    iio9ir   iio9ir_addr.byte
+                                            /* (b0) - */
+#define    tm15r    iio9ir_addr.bit.b1    /* II/O time measurement 5 interrupt */
+#define    po15r    iio9ir_addr.bit.b1    /* II/O waveform generation function 5 interrupt */
+#define    po24r    iio9ir_addr.bit.b2    /* II/O waveform generation function 4 interrupt */
+                                            /* (b4-b3) - */
+#define    u6rr     iio9ir_addr.bit.b5
+#define    int6r    iio9ir_addr.bit.b6
+#define    can00r   iio9ir_addr.bit.b7    /* CAN0 communication function interrupt */
+
+/*------------------------------------------------------
+     iio10ir
+------------------------------------------------------*/
+union byte_def iio10ir_addr;
+#define    iio10ir  iio10ir_addr.byte
+                                            /* (b0) - */
+#define    tm16r    iio10ir_addr.bit.b1   /* II/O time measurement 6 interrupt */
+#define    po16r    iio10ir_addr.bit.b1   /* II/O waveform generation function 6 interrupt */
+#define    po25r    iio10ir_addr.bit.b2    /* II/O waveform generation function 5 interrupt */
+                                            /* (b4-b3) - */
+#define    u6tr     iio10ir_addr.bit.b5
+#define    int7r    iio10ir_addr.bit.b6
+#define    can01r   iio10ir_addr.bit.b7   /* CAN0 communication function interrupt */
+
+/*------------------------------------------------------
+     iio11ir
+------------------------------------------------------*/
+union byte_def iio11ir_addr;
+#define    iio11ir  iio11ir_addr.byte
+                                            /* (b0) - */
+                                            /* (b6-b1) - */
+#define    po26r    iio11ir_addr.bit.b2    /* II/O waveform generation function 6 interrupt */
+                                            /* (b5-b3) - */
+#define    int8r    iio11ir_addr.bit.b6
+#define    can02r   iio11ir_addr.bit.b7   /* CAN0 communication function interrupt */
+
+/*------------------------------------------------------
+        Interrupt Enable Register
+------------------------------------------------------*/
+
+/*------------------------------------------------------
+     iio0ie
+------------------------------------------------------*/
+union byte_def iio0ie_addr;
+#define    iio0ie   iio0ie_addr.byte
+#define    irlt_iio0ie  iio0ie_addr.bit.b0    /* Interrupt request select bit */
+                                                /* (b1) - */
+#define    tm13e        iio0ie_addr.bit.b2    /* II/O time measurement 3 interrupt */
+#define    po13e        iio0ie_addr.bit.b2    /* II/O waveform generation function 3 interrupt */
+                                                /* (b3) - */
+#define    g0rie        iio0ie_addr.bit.b4    /* II/O communication unit 0 HDLC data processing function interrupt */
+#define    sio0re       iio0ie_addr.bit.b5    /* II/O communication unit 0 receive interrupt */
+#define    u5re         iio0ie_addr.bit.b6
+#define    can10e       iio0ie_addr.bit.b7    /* CAN1 communication function interrupt */
+
+/*------------------------------------------------------
+     iio1ie
+------------------------------------------------------*/
+union byte_def iio1ie_addr;
+#define    iio1ie       iio1ie_addr.byte
+#define    irlt_iio1ie  iio1ie_addr.bit.b0    /* Interrupt request select bit */
+                                                /* (b1) - */
+#define    tm14e        iio1ie_addr.bit.b2    /* II/O time measurement 4 interrupt */
+#define    po14e        iio1ie_addr.bit.b2    /* II/O waveform generation function 4 interrupt */
+                                                /* (b3) - */
+#define    g0toe        iio1ie_addr.bit.b4    /* II/O communication unit 0 HDLC data processing function interrupt */
+#define    sio0te       iio1ie_addr.bit.b5    /* II/O communication unit 0 receive interrupt */
+#define    u5te         iio1ie_addr.bit.b6
+#define    can11e       iio1ie_addr.bit.b7    /* CAN1 communication function interrupt */
+
+/*------------------------------------------------------
+     iio2ie
+------------------------------------------------------*/
+union byte_def iio2ie_addr;
+#define    iio2ie       iio2ie_addr.byte
+#define    irlt_iio2ie  iio2ie_addr.bit.b0    /* Interrupt request select bit */
+                                                /* (b1) - */
+#define    tm12e        iio2ie_addr.bit.b2    /* II/O time measurement 2 interrupt */
+#define    po12e        iio2ie_addr.bit.b2    /* II/O waveform generation function 2 interrupt */
+                                              /* (b3) - */
+#define    g1rie        iio2ie_addr.bit.b4    /* II/O communication unit 1 HDLC data processing function interrupt */
+#define    sio1re       iio2ie_addr.bit.b5    /* II/O communication unit 1 receive interrupt */
+                                                /* (b6) - */
+                                                /* (b7) - */
+
+/*------------------------------------------------------
+     iio3ie
+------------------------------------------------------*/
+union byte_def iio3ie_addr;
+#define    iio3ie       iio3ie_addr.byte
+#define    irlt_iio3ie  iio3ie_addr.bit.b0    /* Interrupt request select bit */
+                                                /* (b1) - */
+#define    tm10e        iio3ie_addr.bit.b2    /* II/O time measurement 0 interrupt */
+#define    po10e        iio3ie_addr.bit.b2    /* II/O waveform generation function 0 interrupt */
+#define    po27e        iio3ie_addr.bit.b3    /* II/O waveform generation function 7 interrupt */
+#define    g1toe        iio3ie_addr.bit.b4    /* II/O communication unit 1 HDLC data processing function interrupt */
+#define    sio1te       iio3ie_addr.bit.b5    /* II/O communication unit 0 transmit interrupt */
+                                                /* (b6) - */
+                                                /* (b7) - */
+
+/*------------------------------------------------------
+     iio4ie
+------------------------------------------------------*/
+union byte_def iio4ie_addr;
+#define    iio4ie       iio4ie_addr.byte
+#define    irlt_iio4ie  iio4ie_addr.bit.b0    /* Interrupt request select bit */
+                                                /* (b1) - */
+#define    tm17e        iio4ie_addr.bit.b2    /* II/O time measurement 7 interrupt */
+#define    po17e        iio4ie_addr.bit.b2    /* II/O waveform generation function 7 interrupt */
+                                              /* (b3) - */
+#define    bt1e         iio4ie_addr.bit.b4    /* II/O communication base timer interrupt */
+                                              /* (b5) - */
+#define    srt1e        iio4ie_addr.bit.b6    /* II/O special communication function interrupt */
+#define    srt0e        iio4ie_addr.bit.b7    /* II/O special communication function interrupt */
+
+/*------------------------------------------------------
+     iio5ie
+------------------------------------------------------*/
+union byte_def iio5ie_addr;
+#define    iio5ie       iio5ie_addr.byte
+
+#define    irlt_iio5ie  iio5ie_addr.bit.b0    /* Interrupt request select bit */
+                                                /* (b1) - */
+#define    po21e        iio5ie_addr.bit.b2    /* II/O waveform generation function 1 interrupt */
+                                                /* (b3) - */
+#define    sio2re       iio5ie_addr.bit.b4    /* II/O communication unit 2 receive interrupt */
+                                                /* (b5-b1) - */
+#define    can1wue      iio5ie_addr.bit.b6    /* CAN1 wake-up interrupt */
+#define    can12e       iio5ie_addr.bit.b7    /* CAN1 communication function interrupt */
+
+/*------------------------------------------------------
+     iio6ie
+------------------------------------------------------*/
+union byte_def iio6ie_addr;
+#define    iio6ie       iio6ie_addr.byte
+
+#define    irlt_iio6ie  iio6ie_addr.bit.b0    /* Interrupt request select bit */
+                                                /* (b1) - */
+#define    po20e        iio6ie_addr.bit.b2    /* II/O waveform generation function 0 interrupt */
+                                                /* (b3) - */
+#define    sio2te       iio6ie_addr.bit.b4    /* II/O communication unit 2 transmit interrupt */
+                                                /* (b7-b5) - */
+
+/*------------------------------------------------------
+     iio7ie
+------------------------------------------------------*/
+union byte_def iio7ie_addr;
+#define    iio7ie       iio7ie_addr.byte
+
+#define    irlt_iio7ie  iio7ie_addr.bit.b0    /* Interrupt request select bit */
+                                                /* (b1) - */
+#define    po22e        iio7ie_addr.bit.b2    /* II/O waveform generation function 2 interrupt */
+                                                /* (b6-b3) - */
+#define    ie0e         iio7ie_addr.bit.b7
+
+/*------------------------------------------------------
+     iio8ie
+------------------------------------------------------*/
+union byte_def iio8ie_addr;
+#define    iio8ie       iio8ie_addr.byte
+#define    irlt_iio8ie  iio8ie_addr.bit.b0    /* Interrupt request select bit */
+#define    tm11e        iio8ie_addr.bit.b1    /* II/O time measurement 1 interrupt */
+#define    po11e        iio8ie_addr.bit.b1    /* II/O waveform generation function 1 interrupt */
+#define    po23e        iio8ie_addr.bit.b2    /* II/O waveform generation function 3 interrupt */
+                                                /* (b3) - */
+#define    bt2e         iio8ie_addr.bit.b4    /* II/O communication base timer 2 interrupt */
+                                                /* (b5) - */
+#define    ie2e         iio8ie_addr.bit.b6
+#define    ie1e         iio8ie_addr.bit.b7
+
+/*------------------------------------------------------
+     iio9ie
+------------------------------------------------------*/
+union byte_def iio9ie_addr;
+#define    iio9ie       iio9ie_addr.byte
+#define    irlt_iio9ie  iio9ie_addr.bit.b0    /* Interrupt request select bit */
+#define    tm15e        iio9ie_addr.bit.b1    /* II/O time measurement 5 interrupt */
+#define    po15e        iio9ie_addr.bit.b1    /* II/O waveform generation function 5 interrupt */
+#define    po24e        iio9ie_addr.bit.b2    /* II/O waveform generation function 4 interrupt */
+                                              /* (b4-b3) - */
+#define    u6re         iio9ie_addr.bit.b5
+#define    int6e        iio9ie_addr.bit.b6
+#define    can00e       iio9ie_addr.bit.b7    /* CAN0 communication function interrupt */
+
+/*------------------------------------------------------
+     iio10ie
+------------------------------------------------------*/
+union byte_def iio10ie_addr;
+#define    iio10ie      iio10ie_addr.byte
+#define    irlt_iio10ie iio10ie_addr.bit.b0   /* Interrupt request select bit */
+#define    tm16e        iio10ie_addr.bit.b1   /* II/O time measurement 6 interrupt */
+#define    po16e        iio10ie_addr.bit.b1   /* II/O waveform generation function 6 interrupt */
+#define    po25e        iio10ie_addr.bit.b2   /* II/O waveform generation function 5 interrupt */
+                                                /* (b4-b3) - */
+#define    u6te         iio10ie_addr.bit.b5
+#define    int7e        iio10ie_addr.bit.b6
+#define    can01e       iio10ie_addr.bit.b7   /* CAN0 communication function interrupt */
+
+/*------------------------------------------------------
+     iio11ie
+------------------------------------------------------*/
+union byte_def iio11ie_addr;
+#define    iio11ie      iio11ie_addr.byte
+#define    irlt_iio11ie iio11ie_addr.bit.b0   /* Interrupt request select bit */
+#define    po26e        iio11ie_addr.bit.b2   /* II/O waveform generation function 6 interrupt */
+                                                /* (b5-b3) - */
+#define    int8e        iio11ie_addr.bit.b6
+#define    can02e       iio11ie_addr.bit.b7   /* CAN0 communication function interrupt */
+
+/*------------------------------------------------------
+    Timer mode registers
+------------------------------------------------------*/
+
+/*------------------------------------------------------
+     ta0mr
+------------------------------------------------------*/
+union byte_def ta0mr_addr;
+#define     ta0mr       ta0mr_addr.byte
+
+#define     tmod0_ta0mr     ta0mr_addr.bit.b0
+#define     tmod1_ta0mr     ta0mr_addr.bit.b1
+#define     mr1_ta0mr       ta0mr_addr.bit.b3
+#define     mr2_ta0mr       ta0mr_addr.bit.b4
+#define     mr3_ta0mr       ta0mr_addr.bit.b5
+#define     tck0_ta0mr      ta0mr_addr.bit.b6
+#define     tck1_ta0mr      ta0mr_addr.bit.b7
+
+/*------------------------------------------------------
+     ta1mr
+------------------------------------------------------*/
+union byte_def ta1mr_addr;
+#define     ta1mr       ta1mr_addr.byte
+
+#define     tmod0_ta1mr     ta1mr_addr.bit.b0
+#define     tmod1_ta1mr     ta1mr_addr.bit.b1
+#define     mr1_ta1mr       ta1mr_addr.bit.b3
+#define     mr2_ta1mr       ta1mr_addr.bit.b4
+#define     mr3_ta1mr       ta1mr_addr.bit.b5
+#define     tck0_ta1mr      ta1mr_addr.bit.b6
+#define     tck1_ta1mr      ta1mr_addr.bit.b7
+
+/*------------------------------------------------------
+     ta2mr
+------------------------------------------------------*/
+union byte_def ta2mr_addr;
+#define     ta2mr       ta2mr_addr.byte
+
+#define     tmod0_ta2mr     ta2mr_addr.bit.b0
+#define     tmod1_ta2mr     ta2mr_addr.bit.b1
+#define     mr1_ta2mr       ta2mr_addr.bit.b3
+#define     mr2_ta2mr       ta2mr_addr.bit.b4
+#define     mr3_ta2mr       ta2mr_addr.bit.b5
+#define     tck0_ta2mr      ta2mr_addr.bit.b6
+#define     tck1_ta2mr      ta2mr_addr.bit.b7
+
+/*------------------------------------------------------
+     ta3mr
+------------------------------------------------------*/
+union byte_def ta3mr_addr;
+#define     ta3mr       ta3mr_addr.byte
+
+#define     tmod0_ta3mr     ta3mr_addr.bit.b0
+#define     tmod1_ta3mr     ta3mr_addr.bit.b1
+#define     mr1_ta3mr       ta3mr_addr.bit.b3
+#define     mr2_ta3mr       ta3mr_addr.bit.b4
+#define     mr3_ta3mr       ta3mr_addr.bit.b5
+#define     tck0_ta3mr      ta3mr_addr.bit.b6
+#define     tck1_ta3mr      ta3mr_addr.bit.b7
+
+/*------------------------------------------------------
+     ta4mr
+------------------------------------------------------*/
+union byte_def ta4mr_addr;
+#define     ta4mr       ta4mr_addr.byte
+
+#define     tmod0_ta4mr     ta4mr_addr.bit.b0
+#define     tmod1_ta4mr     ta4mr_addr.bit.b1
+#define     mr1_ta4mr       ta4mr_addr.bit.b3
+#define     mr2_ta4mr       ta4mr_addr.bit.b4
+#define     mr3_ta4mr       ta4mr_addr.bit.b5
+#define     tck0_ta4mr      ta4mr_addr.bit.b6
+#define     tck1_ta4mr      ta4mr_addr.bit.b7
+
+/*------------------------------------------------------
+     tb0mr
+ ------------------------------------------------------*/
+union byte_def tb0mr_addr;
+#define     tb0mr       tb0mr_addr.byte
+
+#define     tmod0_tb0mr     tb0mr_addr.bit.b0
+#define     tmod1_tb0mr     tb0mr_addr.bit.b1
+#define     mr0_tb0mr       tb0mr_addr.bit.b2
+#define     mr1_tb0mr       tb0mr_addr.bit.b3
+#define     mr2_tb0mr       tb0mr_addr.bit.b4
+#define     mr3_tb0mr       tb0mr_addr.bit.b5
+#define     tck0_tb0mr      tb0mr_addr.bit.b6
+#define     tck1_tb0mr      tb0mr_addr.bit.b7
+
+/*------------------------------------------------------
+     tb1mr
+------------------------------------------------------*/
+union byte_def tb1mr_addr;
+#define     tb1mr       tb1mr_addr.byte
+
+#define     tmod0_tb1mr     tb1mr_addr.bit.b0
+#define     tmod1_tb1mr     tb1mr_addr.bit.b1
+#define     mr0_tb1mr       tb1mr_addr.bit.b2
+#define     mr1_tb1mr       tb1mr_addr.bit.b3
+#define     mr2_tb1mr       tb1mr_addr.bit.b4
+#define     mr3_tb1mr       tb1mr_addr.bit.b5
+#define     tck0_tb1mr      tb1mr_addr.bit.b6
+#define     tck1_tb1mr      tb1mr_addr.bit.b7
+
+/*------------------------------------------------------
+     tb2mr
+------------------------------------------------------*/
+union byte_def tb2mr_addr;
+#define     tb2mr       tb2mr_addr.byte
+
+#define     tmod0_tb2mr     tb2mr_addr.bit.b0
+#define     tmod1_tb2mr     tb2mr_addr.bit.b1
+#define     mr0_tb2mr       tb2mr_addr.bit.b2
+#define     mr1_tb2mr       tb2mr_addr.bit.b3
+#define     mr2_tb2mr       tb2mr_addr.bit.b4
+#define     mr3_tb2mr       tb2mr_addr.bit.b5
+#define     tck0_tb2mr      tb2mr_addr.bit.b6
+#define     tck1_tb2mr      tb2mr_addr.bit.b7
+
+/*------------------------------------------------------
+     tb3mr
+------------------------------------------------------*/
+union byte_def tb3mr_addr;
+#define     tb3mr       tb3mr_addr.byte
+
+#define     tmod0_tb3mr     tb3mr_addr.bit.b0
+#define     tmod1_tb3mr     tb3mr_addr.bit.b1
+#define     mr0_tb3mr       tb3mr_addr.bit.b2
+#define     mr1_tb3mr       tb3mr_addr.bit.b3
+#define     mr2_tb3mr       tb3mr_addr.bit.b4
+#define     mr3_tb3mr       tb3mr_addr.bit.b5
+#define     tck0_tb3mr      tb3mr_addr.bit.b6
+#define     tck1_tb3mr      tb3mr_addr.bit.b7
+
+/*------------------------------------------------------
+     tb4mr
+------------------------------------------------------*/
+union byte_def tb4mr_addr;
+#define     tb4mr       tb4mr_addr.byte
+
+#define     tmod0_tb4mr     tb4mr_addr.bit.b0
+#define     tmod1_tb4mr     tb4mr_addr.bit.b1
+#define     mr0_tb4mr       tb4mr_addr.bit.b2
+#define     mr1_tb4mr       tb4mr_addr.bit.b3
+#define     mr2_tb4mr       tb4mr_addr.bit.b4
+#define     mr3_tb4mr       tb4mr_addr.bit.b5
+#define     tck0_tb4mr      tb4mr_addr.bit.b6
+#define     tck1_tb4mr      tb4mr_addr.bit.b7
+
+/*------------------------------------------------------
+     tb5mr
+------------------------------------------------------*/
+union byte_def tb5mr_addr;
+#define     tb5mr       tb5mr_addr.byte
+
+#define     tmod0_tb5mr     tb5mr_addr.bit.b0
+#define     tmod1_tb5mr     tb5mr_addr.bit.b1
+#define     mr0_tb5mr       tb5mr_addr.bit.b2
+#define     mr1_tb5mr       tb5mr_addr.bit.b3
+#define     mr2_tb5mr       tb5mr_addr.bit.b4
+#define     mr3_tb5mr       tb5mr_addr.bit.b5
+#define     tck0_tb5mr      tb5mr_addr.bit.b6
+#define     tck1_tb5mr      tb5mr_addr.bit.b7
+
+/*------------------------------------------------------
+    UARTi transmit/receive mode registers
+------------------------------------------------------*/
+
+/*------------------------------------------------------
+     u0mr
+------------------------------------------------------*/
+union byte_def u0mr_addr;
+#define     u0mr        u0mr_addr.byte
+
+#define     smd0_u0mr   u0mr_addr.bit.b0  /* Serial I/O mode select bit */
+#define     smd1_u0mr   u0mr_addr.bit.b1  /* Serial I/O mode select bit */
+#define     smd2_u0mr   u0mr_addr.bit.b2  /* Serial I/O mode select bit */
+#define     ckdir_u0mr  u0mr_addr.bit.b3  /* Internal/external clock select bit */
+#define     stps_u0mr   u0mr_addr.bit.b4  /* Stop bit length select bit */
+#define     pry_u0mr    u0mr_addr.bit.b5  /* Odd/even parity select bit */
+#define     prye_u0mr   u0mr_addr.bit.b6  /* Parity enable bit */
+#define     iopol_u0mr  u0mr_addr.bit.b7  /* TxD RxD I/O polarity switch bit */
+
+/*------------------------------------------------------
+     u1mr
+------------------------------------------------------*/
+union byte_def u1mr_addr;
+#define     u1mr        u1mr_addr.byte
+
+#define     smd0_u1mr   u1mr_addr.bit.b0
+#define     smd1_u1mr   u1mr_addr.bit.b1
+#define     smd2_u1mr   u1mr_addr.bit.b2
+#define     ckdir_u1mr  u1mr_addr.bit.b3
+#define     stps_u1mr   u1mr_addr.bit.b4
+#define     pry_u1mr    u1mr_addr.bit.b5
+#define     prye_u1mr   u1mr_addr.bit.b6
+#define     iopol_u1mr  u1mr_addr.bit.b7
+
+/*------------------------------------------------------
+     u2mr
+------------------------------------------------------*/
+union byte_def u2mr_addr;
+#define     u2mr        u2mr_addr.byte
+
+#define     smd0_u2mr   u2mr_addr.bit.b0
+#define     smd1_u2mr   u2mr_addr.bit.b1
+#define     smd2_u2mr   u2mr_addr.bit.b2
+#define     ckdir_u2mr  u2mr_addr.bit.b3
+#define     stps_u2mr   u2mr_addr.bit.b4
+#define     pry_u2mr    u2mr_addr.bit.b5
+#define     prye_u2mr   u2mr_addr.bit.b6
+#define     iopol_u2mr  u2mr_addr.bit.b7
+
+/*------------------------------------------------------
+     u3mr
+------------------------------------------------------*/
+union byte_def u3mr_addr;
+#define     u3mr        u3mr_addr.byte
+
+#define     smd0_u3mr   u3mr_addr.bit.b0
+#define     smd1_u3mr   u3mr_addr.bit.b1
+#define     smd2_u3mr   u3mr_addr.bit.b2
+#define     ckdir_u3mr  u3mr_addr.bit.b3
+#define     stps_u3mr   u3mr_addr.bit.b4
+#define     pry_u3mr    u3mr_addr.bit.b5
+#define     prye_u3mr   u3mr_addr.bit.b6
+#define     iopol_u3mr  u3mr_addr.bit.b7
+
+/*------------------------------------------------------
+     u4mr
+------------------------------------------------------*/
+union byte_def u4mr_addr;
+#define     u4mr        u4mr_addr.byte
+
+#define     smd0_u4mr   u4mr_addr.bit.b0
+#define     smd1_u4mr   u4mr_addr.bit.b1
+#define     smd2_u4mr   u4mr_addr.bit.b2
+#define     ckdir_u4mr  u4mr_addr.bit.b3
+#define     stps_u4mr   u4mr_addr.bit.b4
+#define     pry_u4mr    u4mr_addr.bit.b5
+#define     prye_u4mr   u4mr_addr.bit.b6
+#define     iopol_u4mr  u4mr_addr.bit.b7
+
+/*------------------------------------------------------
+     u5mr
+------------------------------------------------------*/
+union byte_def u5mr_addr;
+#define     u5mr        u5mr_addr.byte
+
+#define     smd0_u5mr   u5mr_addr.bit.b0
+#define     smd1_u5mr   u5mr_addr.bit.b1
+#define     smd2_u5mr   u5mr_addr.bit.b2
+#define     ckdir_u5mr  u5mr_addr.bit.b3
+#define     stps_u5mr   u5mr_addr.bit.b4
+#define     pry_u5mr    u5mr_addr.bit.b5
+#define     prye_u5mr   u5mr_addr.bit.b6
+
+/*------------------------------------------------------
+     u6mr
+------------------------------------------------------*/
+union byte_def u6mr_addr;
+#define     u6mr        u6mr_addr.byte
+
+#define     smd0_u6mr   u6mr_addr.bit.b0
+#define     smd1_u6mr   u6mr_addr.bit.b1
+#define     smd2_u6mr   u6mr_addr.bit.b2
+#define     ckdir_u6mr  u6mr_addr.bit.b3
+#define     stps_u6mr   u6mr_addr.bit.b4
+#define     pry_u6mr    u6mr_addr.bit.b5
+#define     prye_u6mr   u6mr_addr.bit.b6
+
+/*------------------------------------------------------
+    UARTi transmit/receive control register 0 (i=0,1,2,3,4)
+------------------------------------------------------*/
+
+/*------------------------------------------------------
+     u0c0
+------------------------------------------------------*/
+union byte_def u0c0_addr;
+#define     u0c0        u0c0_addr.byte
+
+#define     clk0_u0c0   u0c0_addr.bit.b0     /* BRG count source select bit */
+#define     clk1_u0c0   u0c0_addr.bit.b1     /* BRG count source select bit */
+#define     crs_u0c0    u0c0_addr.bit.b2     /* CTS~/RTS~ function select bit */
+#define     txept_u0c0  u0c0_addr.bit.b3     /* Transmit register empty flag */
+#define     crd_u0c0    u0c0_addr.bit.b4     /* CTS~/RTS~ disable bit */
+#define     nch_u0c0    u0c0_addr.bit.b5     /* Data output select bit */
+#define     ckpol_u0c0  u0c0_addr.bit.b6     /* CLK polarity select bit */
+#define     uform_u0c0  u0c0_addr.bit.b7     /* Transfer format select bit */
+
+/*------------------------------------------------------
+     u1c0
+------------------------------------------------------*/
+union byte_def u1c0_addr;
+#define     u1c0        u1c0_addr.byte
+
+#define     clk0_u1c0   u1c0_addr.bit.b0
+#define     clk1_u1c0   u1c0_addr.bit.b1
+#define     crs_u1c0    u1c0_addr.bit.b2
+#define     txept_u1c0  u1c0_addr.bit.b3
+#define     crd_u1c0    u1c0_addr.bit.b4
+#define     nch_u1c0    u1c0_addr.bit.b5
+#define     ckpol_u1c0  u1c0_addr.bit.b6
+#define     uform_u1c0  u1c0_addr.bit.b7
+
+/*------------------------------------------------------
+     u2c0
+------------------------------------------------------*/
+union byte_def u2c0_addr;
+#define     u2c0        u2c0_addr.byte
+
+#define     clk0_u2c0   u2c0_addr.bit.b0
+#define     clk1_u2c0   u2c0_addr.bit.b1
+#define     crs_u2c0    u2c0_addr.bit.b2
+#define     txept_u2c0  u2c0_addr.bit.b3
+#define     crd_u2c0    u2c0_addr.bit.b4
+#define     ckpol_u2c0  u2c0_addr.bit.b6
+#define     uform_u2c0  u2c0_addr.bit.b7
+
+/*------------------------------------------------------
+     u3c0
+------------------------------------------------------*/
+union byte_def u3c0_addr;
+#define     u3c0        u3c0_addr.byte
+
+#define     clk0_u3c0   u3c0_addr.bit.b0
+#define     clk1_u3c0   u3c0_addr.bit.b1
+#define     crs_u3c0    u3c0_addr.bit.b2
+#define     txept_u3c0  u3c0_addr.bit.b3
+#define     crd_u3c0    u3c0_addr.bit.b4
+#define     nch_u3c0    u3c0_addr.bit.b5
+#define     ckpol_u3c0  u3c0_addr.bit.b6
+#define     uform_u3c0  u3c0_addr.bit.b7
+
+/*------------------------------------------------------
+     u4c0
+------------------------------------------------------*/
+union byte_def u4c0_addr;
+#define     u4c0        u4c0_addr.byte
+
+#define     clk0_u4c0   u4c0_addr.bit.b0
+#define     clk1_u4c0   u4c0_addr.bit.b1
+#define     crs_u4c0    u4c0_addr.bit.b2
+#define     txept_u4c0  u4c0_addr.bit.b3
+#define     crd_u4c0    u4c0_addr.bit.b4
+#define     nch_u4c0    u4c0_addr.bit.b5
+#define     ckpol_u4c0  u4c0_addr.bit.b6
+#define     uform_u4c0  u4c0_addr.bit.b7
+
+/*------------------------------------------------------
+     u5c0
+------------------------------------------------------*/
+union byte_def u5c0_addr;
+#define     u5c0        u5c0_addr.byte
+
+#define     clk0_u5c0   u5c0_addr.bit.b0
+#define     clk1_u5c0   u5c0_addr.bit.b1
+#define     crs_u5c0    u5c0_addr.bit.b2
+#define     txept_u5c0  u5c0_addr.bit.b3
+#define     crd_u5c0    u5c0_addr.bit.b4
+#define     nch_u5c0    u5c0_addr.bit.b5
+#define     ckpol_u5c0  u5c0_addr.bit.b6
+#define     uform_u5c0  u5c0_addr.bit.b7
+
+/*------------------------------------------------------
+     u6c0
+------------------------------------------------------*/
+union byte_def u6c0_addr;
+#define     u6c0        u6c0_addr.byte
+
+#define     clk0_u6c0   u6c0_addr.bit.b0
+#define     clk1_u6c0   u6c0_addr.bit.b1
+#define     crs_u6c0    u6c0_addr.bit.b2
+#define     txept_u6c0  u6c0_addr.bit.b3
+#define     crd_u6c0    u6c0_addr.bit.b4
+#define     nch_u6c0    u6c0_addr.bit.b5
+#define     ckpol_u6c0  u6c0_addr.bit.b6
+#define     uform_u6c0  u6c0_addr.bit.b7
+
+/*------------------------------------------------------
+    UARTi receive buffer register (i=0,1,2,3,4)
+------------------------------------------------------*/
+
+/*------------------------------------------------------
+     u0rb
+------------------------------------------------------*/
+#define     u0rb        u0rb_addr.word
+#define     u0rbl       u0rb_addr.byte.low
+#define     u0rbh       u0rb_addr.byte.high
+
+#define     abt_u0rb    u0rb_addr.bit.b11           /* Arbitration lost detect flag */
+#define     oer_u0rb    u0rb_addr.bit.b12           /* Overrun error flag */
+#define     fer_u0rb    u0rb_addr.bit.b13           /* Framing error flag */
+#define     per_u0rb    u0rb_addr.bit.b14           /* Parity error flag */
+#define     sum_u0rb    u0rb_addr.bit.b15           /* Error sum flag */
+
+/*------------------------------------------------------
+     u1rb
+------------------------------------------------------*/
+#define     u1rb        u1rb_addr.word
+#define     u1rbl       u1rb_addr.byte.low
+#define     u1rbh       u1rb_addr.byte.high
+
+#define     abt_u1rb    u1rb_addr.bit.b11
+#define     oer_u1rb    u1rb_addr.bit.b12
+#define     fer_u1rb    u1rb_addr.bit.b13
+#define     per_u1rb    u1rb_addr.bit.b14
+#define     sum_u1rb    u1rb_addr.bit.b15
+
+/*------------------------------------------------------
+     u2rb
+------------------------------------------------------*/
+#define     u2rb        u2rb_addr.word
+#define     u2rbl       u2rb_addr.byte.low
+#define     u2rbh       u2rb_addr.byte.high
+
+#define     abt_u2rb    u2rb_addr.bit.b11
+#define     oer_u2rb    u2rb_addr.bit.b12
+#define     fer_u2rb    u2rb_addr.bit.b13
+#define     per_u2rb    u2rb_addr.bit.b14
+#define     sum_u2rb    u2rb_addr.bit.b15
+
+/*------------------------------------------------------
+     u3rb
+------------------------------------------------------*/
+#define     u3rb        u3rb_addr.word
+#define     u3rbl       u3rb_addr.byte.low
+#define     u3rbh       u3rb_addr.byte.high
+
+#define     abt_u3rb    u3rb_addr.bit.b11
+#define     oer_u3rb    u3rb_addr.bit.b12
+#define     fer_u3rb    u3rb_addr.bit.b13
+#define     per_u3rb    u3rb_addr.bit.b14
+#define     sum_u3rb    u3rb_addr.bit.b15
+
+/*------------------------------------------------------
+     u4rb
+------------------------------------------------------*/
+#define     u4rb        u4rb_addr.word
+#define     u4rbl       u4rb_addr.byte.low
+#define     u4rbh       u4rb_addr.byte.high
+
+#define     abt_u4rb    u4rb_addr.bit.b11
+#define     oer_u4rb    u4rb_addr.bit.b12
+#define     fer_u4rb    u4rb_addr.bit.b13
+#define     per_u4rb    u4rb_addr.bit.b14
+#define     sum_u4rb    u4rb_addr.bit.b15
+
+/*------------------------------------------------------
+     u5rb
+------------------------------------------------------*/
+#define     u5rb        u5rb_addr.word
+#define     u5rbl       u5rb_addr.byte.low
+#define     u5rbh       u5rb_addr.byte.high
+
+#define     oer_u5rb    u5rb_addr.bit.b12
+#define     fer_u5rb    u5rb_addr.bit.b13
+#define     per_u5rb    u5rb_addr.bit.b14
+#define     sum_u5rb    u5rb_addr.bit.b15
+
+/*------------------------------------------------------
+     u6rb
+------------------------------------------------------*/
+#define     u6rb        u6rb_addr.word
+#define     u6rbl       u6rb_addr.byte.low
+#define     u6rbh       u6rb_addr.byte.high
+
+#define     oer_u6rb    u6rb_addr.bit.b12
+#define     fer_u6rb    u6rb_addr.bit.b13
+#define     per_u6rb    u6rb_addr.bit.b14
+#define     sum_u6rb    u6rb_addr.bit.b15
+
+/*------------------------------------------------------
+    UARTi (i= 0,1,2,3,4) special mode registers
+------------------------------------------------------*/
+
+/*------------------------------------------------------
+     u0smr
+------------------------------------------------------*/
+union byte_def u0smr_addr;
+#define     u0smr       u0smr_addr.byte
+
+#define     iicm_u0smr      u0smr_addr.bit.b0    /* IIC mode select bit */
+#define     abc_u0smr       u0smr_addr.bit.b1    /* Arbitration lost detect flag control bit */
+#define     bbs_u0smr       u0smr_addr.bit.b2    /* Bus busy flag */
+#define     lsyn_u0smr      u0smr_addr.bit.b3    /* SCLL sync output enable bit */
+#define     abscs_u0smr     u0smr_addr.bit.b4    /* Bus conflict detect sampling clock select bit */
+#define     acse_u0smr      u0smr_addr.bit.b5    /* Auto clear function select bit for transmit enable bit */
+#define     sss_u0smr       u0smr_addr.bit.b6    /* Transmit start condition select bit */
+#define     sclkdiv_u0smr   u0smr_addr.bit.b7    /* Clock divide synchronous bit */
+
+/*------------------------------------------------------
+     u1smr
+------------------------------------------------------*/
+union byte_def u1smr_addr;
+#define     u1smr       u1smr_addr.byte
+
+#define     iicm_u1smr      u1smr_addr.bit.b0 
+#define     abc_u1smr       u1smr_addr.bit.b1
+#define     bbs_u1smr       u1smr_addr.bit.b2
+#define     lsyn_u1smr      u1smr_addr.bit.b3
+#define     abscs_u1smr     u1smr_addr.bit.b4
+#define     acse_u1smr      u1smr_addr.bit.b5
+#define     sss_u1smr       u1smr_addr.bit.b6
+#define     sclkdiv_u1smr   u1smr_addr.bit.b7
+
+/*------------------------------------------------------
+     u2smr
+------------------------------------------------------*/
+union byte_def u2smr_addr;
+#define     u2smr       u2smr_addr.byte
+
+#define     iicm_u2smr      u2smr_addr.bit.b0 
+#define     abc_u2smr       u2smr_addr.bit.b1
+#define     bbs_u2smr       u2smr_addr.bit.b2
+#define     lsyn_u2smr      u2smr_addr.bit.b3
+#define     abscs_u2smr     u2smr_addr.bit.b4
+#define     acse_u2smr      u2smr_addr.bit.b5
+#define     sss_u2smr       u2smr_addr.bit.b6
+#define     sclkdiv_u2smr   u2smr_addr.bit.b7
+
+/*------------------------------------------------------
+     u3smr
+------------------------------------------------------*/
+union byte_def u3smr_addr;
+#define     u3smr       u3smr_addr.byte
+
+#define     iicm_u3smr      u3smr_addr.bit.b0
+#define     abc_u3smr       u3smr_addr.bit.b1
+#define     bbs_u3smr       u3smr_addr.bit.b2
+#define     lsyn_u3smr      u3smr_addr.bit.b3
+#define     abscs_u3smr     u3smr_addr.bit.b4
+#define     acse_u3smr      u3smr_addr.bit.b5
+#define     sss_u3smr       u3smr_addr.bit.b6
+#define     sclkdiv_u3smr   u3smr_addr.bit.b7
+
+/*------------------------------------------------------
+     u4smr
+------------------------------------------------------*/
+union byte_def u4smr_addr;
+#define     u4smr       u4smr_addr.byte
+
+#define     iicm_u4smr      u4smr_addr.bit.b0
+#define     abc_u4smr       u4smr_addr.bit.b1
+#define     bbs_u4smr       u4smr_addr.bit.b2
+#define     lsyn_u4smr      u4smr_addr.bit.b3
+#define     abscs_u4smr     u4smr_addr.bit.b4
+#define     acse_u4smr      u4smr_addr.bit.b5
+#define     sss_u4smr       u4smr_addr.bit.b6
+#define     sclkdiv_u4smr   u4smr_addr.bit.b7
+
+/*------------------------------------------------------
+    UARTi (i=0,1,2,3,4) special mode register 2
+------------------------------------------------------*/
+
+/*------------------------------------------------------
+     u0smr2
+------------------------------------------------------*/
+union byte_def u0smr2_addr;
+#define     u0smr2      u0smr2_addr.byte
+
+#define     iicm2_u0smr2    u0smr2_addr.bit.b0   /* IIC mode select bit2 */
+#define     csc_u0smr2      u0smr2_addr.bit.b1   /* Clock synchronous bit */
+#define     swc_u0smr2      u0smr2_addr.bit.b2   /* SCL wait output bit */
+#define     als_u0smr2      u0smr2_addr.bit.b3   /* SDA output stop bit */
+#define     stc_u0smr2      u0smr2_addr.bit.b4   /* UARTi initialize bit */
+#define     swc2_u0smr2     u0smr2_addr.bit.b5   /* SCL wait output bit2 */
+#define     sdhi_u0smr2     u0smr2_addr.bit.b6   /* SDA output inhibit bit */
+#define     su1him_u0smr2   u0smr2_addr.bit.b7   /* External clock synchronous enable bit */
+
+
+/*------------------------------------------------------
+     u1smr2
+------------------------------------------------------*/
+union byte_def u1smr2_addr;
+#define     u1smr2      u1smr2_addr.byte
+
+#define     iicm2_u1smr2    u1smr2_addr.bit.b0
+#define     csc_u1smr2      u1smr2_addr.bit.b1
+#define     swc_u1smr2      u1smr2_addr.bit.b2
+#define     als_u1smr2      u1smr2_addr.bit.b3
+#define     stc_u1smr2      u1smr2_addr.bit.b4
+#define     swc2_u1smr2     u1smr2_addr.bit.b5
+#define     sdhi_u1smr2     u1smr2_addr.bit.b6
+#define     su1him_u1smr2   u1smr2_addr.bit.b7
+
+/*------------------------------------------------------
+     u2smr2
+------------------------------------------------------*/
+union byte_def u2smr2_addr;
+#define     u2smr2      u2smr2_addr.byte
+
+#define     iicm2_u2smr2    u2smr2_addr.bit.b0
+#define     csc_u2smr2      u2smr2_addr.bit.b1
+#define     swc_u2smr2      u2smr2_addr.bit.b2
+#define     als_u2smr2      u2smr2_addr.bit.b3
+#define     stc_u2smr2      u2smr2_addr.bit.b4
+#define     swc2_u2smr2     u2smr2_addr.bit.b5
+#define     sdhi_u2smr2     u2smr2_addr.bit.b6
+#define     su1him_u2smr2   u2smr2_addr.bit.b7
+
+/*------------------------------------------------------
+     u3smr2
+------------------------------------------------------*/
+union byte_def u3smr2_addr;
+#define     u3smr2      u3smr2_addr.byte
+
+#define     iicm2_u3smr2    u3smr2_addr.bit.b0
+#define     csc_u3smr2      u3smr2_addr.bit.b1
+#define     swc_u3smr2      u3smr2_addr.bit.b2
+#define     als_u3smr2      u3smr2_addr.bit.b3
+#define     stc_u3smr2      u3smr2_addr.bit.b4
+#define     swc2_u3smr2     u3smr2_addr.bit.b5
+#define     sdhi_u3smr2     u3smr2_addr.bit.b6
+#define     su1him_u3smr2   u3smr2_addr.bit.b7
+
+/*------------------------------------------------------
+     u4smr2
+------------------------------------------------------*/
+union byte_def u4smr2_addr;
+#define     u4smr2      u4smr2_addr.byte
+
+#define     iicm2_u4smr2    u4smr2_addr.bit.b0
+#define     csc_u4smr2      u4smr2_addr.bit.b1
+#define     swc_u4smr2      u4smr2_addr.bit.b2
+#define     als_u4smr2      u4smr2_addr.bit.b3
+#define     stc_u4smr2      u4smr2_addr.bit.b4
+#define     swc2_u4smr2     u4smr2_addr.bit.b5
+#define     sdhi_u4smr2     u4smr2_addr.bit.b6
+#define     su1him_u4smr2   u4smr2_addr.bit.b7
+
+/*------------------------------------------------------
+    UARTi (i=0,1,2,3,4) special mode register 3
+------------------------------------------------------*/
+
+/*------------------------------------------------------
+     u0smr3
+------------------------------------------------------*/
+union byte_def u0smr3_addr;
+#define     u0smr3      u0smr3_addr.byte
+
+#define     sse_u0smr3  u0smr3_addr.bit.b0   /* SS pin function enable bit */
+#define     ckph_u0smr3 u0smr3_addr.bit.b1   /* Clock-phase set bit */
+#define     dinc_u0smr3 u0smr3_addr.bit.b2   /* Serial input port set bit */
+#define     nodc_u0smr3 u0smr3_addr.bit.b3   /* Clock output select bit */
+#define     err_u0smr3  u0smr3_addr.bit.b4   /* Fault error flag */
+#define     dl0_u0smr3  u0smr3_addr.bit.b5   /* (b7-b5) SDAi digital delay time set bit */
+#define     dl1_u0smr3  u0smr3_addr.bit.b6
+#define     dl2_u0smr3  u0smr3_addr.bit.b7
+
+/*------------------------------------------------------
+     u1smr3
+------------------------------------------------------*/
+union byte_def u1smr3_addr;
+#define     u1smr3      u1smr3_addr.byte
+
+#define     sse_u1smr3  u1smr3_addr.bit.b0
+#define     ckph_u1smr3 u1smr3_addr.bit.b1
+#define     dinc_u1smr3 u1smr3_addr.bit.b2
+#define     nodc_u1smr3 u1smr3_addr.bit.b3
+#define     err_u1smr3  u1smr3_addr.bit.b4
+#define     dl0_u1smr3  u1smr3_addr.bit.b5
+#define     dl1_u1smr3  u1smr3_addr.bit.b6
+#define     dl2_u1smr3  u1smr3_addr.bit.b7
+
+/*------------------------------------------------------
+     u2smr3
+------------------------------------------------------*/
+union byte_def u2smr3_addr;
+#define     u2smr3      u2smr3_addr.byte
+
+#define     sse_u2smr3  u2smr3_addr.bit.b0
+#define     ckph_u2smr3 u2smr3_addr.bit.b1
+#define     dinc_u2smr3 u2smr3_addr.bit.b2
+#define     nodc_u2smr3 u2smr3_addr.bit.b3
+#define     err_u2smr3  u2smr3_addr.bit.b4
+#define     dl0_u2smr3  u2smr3_addr.bit.b5
+#define     dl1_u2smr3  u2smr3_addr.bit.b6
+#define     dl2_u2smr3  u2smr3_addr.bit.b7
+
+/*------------------------------------------------------
+     u3smr3
+------------------------------------------------------*/
+union byte_def u3smr3_addr;
+#define     u3smr3      u3smr3_addr.byte
+
+#define     sse_u3smr3  u3smr3_addr.bit.b0
+#define     ckph_u3smr3 u3smr3_addr.bit.b1
+#define     dinc_u3smr3 u3smr3_addr.bit.b2
+#define     nodc_u3smr3 u3smr3_addr.bit.b3
+#define     err_u3smr3  u3smr3_addr.bit.b4
+#define     dl0_u3smr3  u3smr3_addr.bit.b5
+#define     dl1_u3smr3  u3smr3_addr.bit.b6
+#define     dl2_u3smr3  u3smr3_addr.bit.b7
+
+/*------------------------------------------------------
+     u4smr3
+------------------------------------------------------*/
+union byte_def u4smr3_addr;
+#define     u4smr3      u4smr3_addr.byte
+
+#define     sse_u4smr3  u4smr3_addr.bit.b0
+#define     ckph_u4smr3 u4smr3_addr.bit.b1
+#define     dinc_u4smr3 u4smr3_addr.bit.b2
+#define     nodc_u4smr3 u4smr3_addr.bit.b3
+#define     err_u4smr3  u4smr3_addr.bit.b4
+#define     dl0_u4smr3  u4smr3_addr.bit.b5
+#define     dl1_u4smr3  u4smr3_addr.bit.b6
+#define     dl2_u4smr3  u4smr3_addr.bit.b7
+
+/*------------------------------------------------------
+    UARTi (i=0,1,2,3,4) special mode register 4
+------------------------------------------------------*/
+
+/*------------------------------------------------------
+     u0smr4
+------------------------------------------------------*/
+union byte_def u0smr4_addr;
+#define     u0smr4      u0smr4_addr.byte
+
+#define     stareq_u0smr4   u0smr4_addr.bit.b0    /* Start condition generate bit */
+#define     rstareq_u0smr4  u0smr4_addr.bit.b1    /* Restart condition generate bit */
+#define     stpreq_u0smr4   u0smr4_addr.bit.b2    /* Stop condition generate bit */
+#define     stspsel_u0smr4  u0smr4_addr.bit.b3    /* SCL, SDA output select bit */
+#define     ackd_u0smr4     u0smr4_addr.bit.b4    /* ACK data bit */
+#define     ackc_u0smr4     u0smr4_addr.bit.b5    /* ACK data output enable bit */
+#define     sclhi_u0smr4    u0smr4_addr.bit.b6    /* SCL output stop enable bit */
+#define     swc9_u0smr4     u0smr4_addr.bit.b7    /* SCL wait output bit */
+
+
+/*------------------------------------------------------
+     u1smr4
+------------------------------------------------------*/
+union byte_def u1smr4_addr;
+#define     u1smr4      u1smr4_addr.byte
+
+#define     stareq_u1smr4   u1smr4_addr.bit.b0
+#define     rstareq_u1smr4  u1smr4_addr.bit.b1
+#define     stpreq_u1smr4   u1smr4_addr.bit.b2
+#define     stspsel_u1smr4  u1smr4_addr.bit.b3
+#define     ackd_u1smr4     u1smr4_addr.bit.b4
+#define     ackc_u1smr4     u1smr4_addr.bit.b5
+#define     sclhi_u1smr4    u1smr4_addr.bit.b6
+#define     swc9_u1smr4     u1smr4_addr.bit.b7
+
+
+/*------------------------------------------------------
+     u2smr4
+------------------------------------------------------*/
+union byte_def u2smr4_addr;
+#define     u2smr4      u2smr4_addr.byte
+
+#define     stareq_u2smr4   u2smr4_addr.bit.b0
+#define     rstareq_u2smr4  u2smr4_addr.bit.b1
+#define     stpreq_u2smr4   u2smr4_addr.bit.b2
+#define     stspsel_u2smr4  u2smr4_addr.bit.b3
+#define     ackd_u2smr4     u2smr4_addr.bit.b4
+#define     ackc_u2smr4     u2smr4_addr.bit.b5
+#define     sclhi_u2smr4    u2smr4_addr.bit.b6
+#define     swc9_u2smr4     u2smr4_addr.bit.b7
+
+
+/*------------------------------------------------------
+     u3smr4
+------------------------------------------------------*/
+union byte_def u3smr4_addr;
+#define     u3smr4      u3smr4_addr.byte
+
+#define     stareq_u3smr4   u3smr4_addr.bit.b0
+#define     rstareq_u3smr4  u3smr4_addr.bit.b1
+#define     stpreq_u3smr4   u3smr4_addr.bit.b2
+#define     stspsel_u3smr4  u3smr4_addr.bit.b3
+#define     ackd_u3smr4     u3smr4_addr.bit.b4
+#define     ackc_u3smr4     u3smr4_addr.bit.b5
+#define     sclhi_u3smr4    u3smr4_addr.bit.b6
+#define     swc9_u3smr4     u3smr4_addr.bit.b7
+
+/*------------------------------------------------------
+     u4smr4
+------------------------------------------------------*/
+union byte_def u4smr4_addr;
+#define     u4smr4      u4smr4_addr.byte
+
+#define     stareq_u4smr4   u4smr4_addr.bit.b0
+#define     rstareq_u4smr4  u4smr4_addr.bit.b1
+#define     stpreq_u4smr4   u4smr4_addr.bit.b2
+#define     stspsel_u4smr4  u4smr4_addr.bit.b3
+#define     ackd_u4smr4     u4smr4_addr.bit.b4
+#define     ackc_u4smr4     u4smr4_addr.bit.b5
+#define     sclhi_u4smr4    u4smr4_addr.bit.b6
+#define     swc9_u4smr4     u4smr4_addr.bit.b7
+
+/*------------------------------------------------------
+    DMAi request factor select register
+------------------------------------------------------*/
+
+/*------------------------------------------------------
+     dm0sl
+------------------------------------------------------*/
+union byte_def dm0sl_addr;
+#define     dm0sl       dm0sl_addr.byte
+
+#define     dsel0_dm0sl dm0sl_addr.bit.b0         /* DMA request cause select bit */
+#define     dsel1_dm0sl dm0sl_addr.bit.b1         /* DMA request cause select bit */
+#define     dsel2_dm0sl dm0sl_addr.bit.b2         /* DMA request cause select bit */
+#define     dsel3_dm0sl dm0sl_addr.bit.b3         /* DMA request cause select bit */
+#define     dsel4_dm0sl dm0sl_addr.bit.b4         /* DMA request cause select bit */
+#define     dsr_dm0sl   dm0sl_addr.bit.b5         /* Software DMA request bit */
+#define     drq_dm0sl   dm0sl_addr.bit.b7         /* DMA request bit */
+
+/*------------------------------------------------------
+     dm1sl
+------------------------------------------------------*/
+union byte_def dm1sl_addr;
+#define     dm1sl       dm1sl_addr.byte
+
+#define     dsel0_dm1sl dm1sl_addr.bit.b0
+#define     dsel1_dm1sl dm1sl_addr.bit.b1
+#define     dsel2_dm1sl dm1sl_addr.bit.b2
+#define     dsel3_dm1sl dm1sl_addr.bit.b3
+#define     dsel4_dm1sl dm1sl_addr.bit.b4
+#define     dsr_dm1sl   dm1sl_addr.bit.b5
+#define     drq_dm1sl   dm1sl_addr.bit.b7
+
+/*------------------------------------------------------
+     dm2sl
+------------------------------------------------------*/
+union byte_def dm2sl_addr;
+#define     dm2sl       dm2sl_addr.byte
+
+#define     dsel0_dm2sl dm2sl_addr.bit.b0
+#define     dsel1_dm2sl dm2sl_addr.bit.b1
+#define     dsel2_dm2sl dm2sl_addr.bit.b2
+#define     dsel3_dm2sl dm2sl_addr.bit.b3
+#define     dsel4_dm2sl dm2sl_addr.bit.b4
+#define     dsr_dm2sl   dm2sl_addr.bit.b5
+#define     drq_dm2sl   dm2sl_addr.bit.b7
+
+/*------------------------------------------------------
+     dm3sl
+------------------------------------------------------*/
+union byte_def dm3sl_addr;
+#define     dm3sl       dm3sl_addr.byte
+
+#define     dsel0_dm3sl dm3sl_addr.bit.b0
+#define     dsel1_dm3sl dm3sl_addr.bit.b1
+#define     dsel2_dm3sl dm3sl_addr.bit.b2
+#define     dsel3_dm3sl dm3sl_addr.bit.b3
+#define     dsel4_dm3sl dm3sl_addr.bit.b4
+#define     dsr_dm3sl   dm3sl_addr.bit.b5
+#define     drq_dm3sl   dm3sl_addr.bit.b7
+
+/********************************************************
+*   declare SFR union                                   *
+********************************************************/
+
+union{
+    struct{
+        char    b0:1;
+        char    b1:1;
+        char    b2:1;
+        char    b3:1;
+        char    b4:1;
+        char    b5:1;
+        char    b6:1;
+        char    b7:1;
+        char    b8:1;
+        char    b9:1;
+        char    b10:1;
+        char    b11:1;
+        char    b12:1;
+        char    b13:1;
+        char    b14:1;
+        char    b15:1;
+        char    b16:1;
+        char    b17:1;
+        char    b18:1;
+        char    b19:1;
+        char    b20:1;
+        char    b21:1;
+        char    b22:1;
+        char    b23:1;
+    }bit;
+    struct{
+        char    low;                /* low  8 bit */
+        char    mid;                /* mid  8 bit */
+        char    high;               /* high 8 bit */
+        char    nc;                 /* non use */
+    }byte;
+    unsigned long   dword;
+}rmad0_addr,rmad1_addr,rmad2_addr,rmad3_addr,
+ rmad4_addr,rmad5_addr,rmad6_addr,rmad7_addr;
+#define     rmad0   rmad0_addr.dword        /* Address match interrupt register 0 32 bit */
+#define     rmad0l  rmad0_addr.byte.low         /* Address match interrupt register 0 low  8 bit */
+#define     rmad0m  rmad0_addr.byte.mid         /* Address match interrupt register 0 mid  8 bit */
+#define     rmad0h  rmad0_addr.byte.high        /* Address match interrupt register 0 high 8 bit */
+#define     rmad1   rmad1_addr.dword        /* Address match interrupt register 1 32 bit */
+#define     rmad1l  rmad1_addr.byte.low         /* Address match interrupt register 1 low  8 bit */
+#define     rmad1m  rmad1_addr.byte.mid         /* Address match interrupt register 1 mid  8 bit */
+#define     rmad1h  rmad1_addr.byte.high        /* Address match interrupt register 1 high 8 bit */
+#define     rmad2   rmad2_addr.dword        /* Address match interrupt register 2 32 bit */
+#define     rmad2l  rmad2_addr.byte.low         /* Address match interrupt register 2 low  8 bit */
+#define     rmad2m  rmad2_addr.byte.mid         /* Address match interrupt register 2 mid  8 bit */
+#define     rmad2h  rmad2_addr.byte.high        /* Address match interrupt register 2 high 8 bit */
+#define     rmad3   rmad3_addr.dword        /* Address match interrupt register 3 32 bit */
+#define     rmad3l  rmad3_addr.byte.low         /* Address match interrupt register 3 low  8 bit */
+#define     rmad3m  rmad3_addr.byte.mid         /* Address match interrupt register 3 mid  8 bit */
+#define     rmad3h  rmad3_addr.byte.high        /* Address match interrupt register 3 high 8 bit */
+#define     rmad4   rmad4_addr.dword        /* Address match interrupt register 4 32 bit */
+#define     rmad4l  rmad4_addr.byte.low         /* Address match interrupt register 3 low  8 bit */
+#define     rmad4m  rmad4_addr.byte.mid         /* Address match interrupt register 3 mid  8 bit */
+#define     rmad4h  rmad4_addr.byte.high        /* Address match interrupt register 3 high 8 bit */
+#define     rmad5   rmad5_addr.dword        /* Address match interrupt register 5 32 bit */
+#define     rmad5l  rmad5_addr.byte.low         /* Address match interrupt register 3 low  8 bit */
+#define     rmad5m  rmad5_addr.byte.mid         /* Address match interrupt register 3 mid  8 bit */
+#define     rmad5h  rmad5_addr.byte.high        /* Address match interrupt register 3 high 8 bit */
+#define     rmad6   rmad6_addr.dword        /* Address match interrupt register 6 32 bit */
+#define     rmad6l  rmad6_addr.byte.low         /* Address match interrupt register 3 low  8 bit */
+#define     rmad6m  rmad6_addr.byte.mid         /* Address match interrupt register 3 mid  8 bit */
+#define     rmad6h  rmad6_addr.byte.high        /* Address match interrupt register 3 high 8 bit */
+#define     rmad7   rmad7_addr.dword        /* Address match interrupt register 7 32 bit */
+#define     rmad7l  rmad7_addr.byte.low         /* Address match interrupt register 3 low  8 bit */
+#define     rmad7m  rmad7_addr.byte.mid         /* Address match interrupt register 3 mid  8 bit */
+#define     rmad7h  rmad7_addr.byte.high        /* Address match interrupt register 3 high 8 bit */
+
+
+union{
+    struct{
+        char    b0:1;
+        char    b1:1;
+        char    b2:1;
+        char    b3:1;
+        char    b4:1;
+        char    b5:1;
+        char    b6:1;
+        char    b7:1;
+        char    b8:1;
+        char    b9:1;
+        char    b10:1;
+        char    b11:1;
+        char    b12:1;
+        char    b13:1;
+        char    b14:1;
+        char    b15:1;
+    }bit;
+    struct{
+        char    low;                /* low  8 bit */
+        char    high;               /* high 8 bit */
+    }byte;
+    unsigned short  word;
+}u0tb_addr,u1tb_addr,u2tb_addr,u3tb_addr,u4tb_addr,u5tb_addr,u6tb_addr,crcd_addr,
+ ad00_addr,ad01_addr,ad02_addr,ad03_addr,ad04_addr,ad05_addr,ad06_addr,ad07_addr,
+ x0r_addr,y0r_addr,x1r_addr,y1r_addr,x2r_addr,y2r_addr,x3r_addr,y3r_addr,x4r_addr,y4r_addr,
+ x5r_addr,y5r_addr,x6r_addr,y6r_addr,x7r_addr,y7r_addr,x8r_addr,y8r_addr,
+ x9r_addr,y9r_addr,x10r_addr,y10r_addr,x11r_addr,y11r_addr,x12r_addr,y12r_addr,
+ x13r_addr,y13r_addr,x14r_addr,y14r_addr,x15r_addr,y15r_addr,
+ g1bt_addr,g2bt_addr,
+ g1tm0_addr,g1tm1_addr,g1tm2_addr,g1tm3_addr,g1tm4_addr,g1tm5_addr,g1tm6_addr,g1tm7_addr,
+ g1po0_addr,g1po1_addr,g1po2_addr,g1po3_addr,g1po4_addr,g1po5_addr,g1po6_addr,g1po7_addr,
+ g2po0_addr,g2po1_addr,g2po2_addr,g2po3_addr,g2po4_addr,g2po5_addr,g2po6_addr,g2po7_addr,
+ g0tcrc_addr,g1tcrc_addr,g0rcrc_addr,g1rcrc_addr,
+ g0rb_addr,g1rb_addr,g2rb_addr,g2tb_addr,iear_addr,
+ u0rb_addr,u1rb_addr,u2rb_addr,u3rb_addr,u4rb_addr,u5rb_addr,u6rb_addr,
+ plc_addr,fmr_addr;
+ 
+/*------------------------------------------------------
+    UARTi transmit buffer register (i=0,1,2,3,4)
+        (1) The MOV instruction should be used to set the UiTB register
+------------------------------------------------------*/
+#define     u0tb    u0tb_addr.word          /* UART0 Transmit buffer register 16 bit */
+#define     u0tbl   u0tb_addr.byte.low          /* UART0 Transmit buffer register low  8 bit */
+#define     u0tbh   u0tb_addr.byte.high         /* UART0 Transmit buffer register high 8 bit */
+#define     u1tb    u1tb_addr.word          /* UART1 Transmit buffer register 16 bit */
+#define     u1tbl   u1tb_addr.byte.low          /* UART1 Transmit buffer register low  8 bit */
+#define     u1tbh   u1tb_addr.byte.high         /* UART1 Transmit buffer register high 8 bit */
+#define     u2tb    u2tb_addr.word          /* UART2 Transmit buffer register 16 bit */
+#define     u2tbl   u2tb_addr.byte.low          /* UART2 Transmit buffer register low  8 bit */
+#define     u2tbh   u2tb_addr.byte.high         /* UART2 Transmit buffer register high 8 bit */
+#define     u3tb    u3tb_addr.word          /* UART3 Transmit buffer register 16 bit */
+#define     u3tbl   u3tb_addr.byte.low          /* UART3 Transmit buffer register low  8 bit */
+#define     u3tbh   u3tb_addr.byte.high         /* UART3 Transmit buffer register high 8 bit */
+#define     u4tb    u4tb_addr.word          /* UART4 Transmit buffer register 16 bit */
+#define     u4tbl   u4tb_addr.byte.low          /* UART4 Transmit buffer register low  8 bit */
+#define     u4tbh   u4tb_addr.byte.high         /* UART4 Transmit buffer register high 8 bit */
+#define     u5tb    u5tb_addr.word          /* UART5 Transmit buffer register 16 bit */
+#define     u5tbl   u5tb_addr.byte.low          /* UART5 Transmit buffer register low  8 bit */
+#define     u5tbh   u5tb_addr.byte.high         /* UART5 Transmit buffer register high 8 bit */
+#define     u6tb    u6tb_addr.word          /* UART6 Transmit buffer register 16 bit */
+#define     u6tbl   u6tb_addr.byte.low          /* UART6 Transmit buffer register low  8 bit */
+#define     u6tbh   u6tb_addr.byte.high         /* UART6 Transmit buffer register high 8 bit */
+
+/*------------------------------------------------------
+    CRC data register
+------------------------------------------------------*/
+#define     crcd    crcd_addr.word          /* CRC data register 16 bit */
+#define     crcdl   crcd_addr.byte.low          /* CRC data register low  8 bit */
+#define     crcdh   crcd_addr.byte.high         /* CRC data register high 8 bit */
+
+/*------------------------------------------------------
+    A/D0 register i (i=0 to7)
+------------------------------------------------------*/
+#define     ad00 ad00_addr.word           /* A/D0 register 0 16 bit */
+#define     ad00l    ad00_addr.byte.low           /* A/D0 register 0 low  8 bit */
+#define     ad00h    ad00_addr.byte.high          /* A/D0 register 0 high 8 bit */
+#define     ad01 ad01_addr.word           /* A/D0 register 1 16 bit */
+#define     ad01l    ad01_addr.byte.low           /* A/D0 register 1 low  8 bit */
+#define     ad01h    ad01_addr.byte.high          /* A/D0 register 1 high 8 bit */
+#define     ad02 ad02_addr.word           /* A/D0 register 2 16 bit */
+#define     ad02l    ad02_addr.byte.low           /* A/D0 register 2 low  8 bit */
+#define     ad02h    ad02_addr.byte.high          /* A/D0 register 2 high 8 bit */
+#define     ad03 ad03_addr.word           /* A/D0 register 3 16 bit */
+#define     ad03l    ad03_addr.byte.low           /* A/D0 register 3 low  8 bit */
+#define     ad03h    ad03_addr.byte.high          /* A/D0 register 3 high 8 bit */
+#define     ad04 ad04_addr.word           /* A/D0 register 4 16 bit */
+#define     ad04l    ad04_addr.byte.low           /* A/D0 register 4 low  8 bit */
+#define     ad04h    ad04_addr.byte.high          /* A/D0 register 4 high 8 bit */
+#define     ad05 ad05_addr.word           /* A/D0 register 5 16 bit */
+#define     ad05l    ad05_addr.byte.low           /* A/D0 register 5 low  8 bit */
+#define     ad05h    ad05_addr.byte.high          /* A/D0 register 5 high 8 bit */
+#define     ad06 ad06_addr.word           /* A/D0 register 6 16 bit */
+#define     ad06l    ad06_addr.byte.low           /* A/D0 register 6 low  8 bit */
+#define     ad06h    ad06_addr.byte.high          /* A/D0 register 6 high 8 bit */
+#define     ad07 ad07_addr.word           /* A/D0 register 7 16 bit */
+#define     ad07l    ad07_addr.byte.low           /* A/D0 register 7 low  8 bit */
+#define     ad07h    ad07_addr.byte.high          /* A/D0 register 7 high 8 bit */
+
+
+#define     x0r     x0r_addr.word       /* X-Y Conversion */
+#define     x0rl    x0r_addr.byte.low
+#define     x0rh    x0r_addr.byte.high
+#define     y0r     y0r_addr.word
+#define     y0rl    y0r_addr.byte.low
+#define     y0rh    y0r_addr.byte.high
+#define     x1r     x1r_addr.word
+#define     x1rl    x1r_addr.byte.low
+#define     x1rh    x1r_addr.byte.high
+#define     y1r     y1r_addr.word
+#define     y1rl    y1r_addr.byte.low
+#define     y1rh    y1r_addr.byte.high
+#define     x2r     x2r_addr.word
+#define     x2rl    x2r_addr.byte.low
+#define     x2rh    x2r_addr.byte.high
+#define     y2r     y2r_addr.word
+#define     y2rl    y2r_addr.byte.low
+#define     y2rh    y2r_addr.byte.high
+#define     x3r     x3r_addr.word
+#define     x3rl    x3r_addr.byte.low
+#define     x3rh    x3r_addr.byte.high
+#define     y3r     y3r_addr.word
+#define     y3rl    y3r_addr.byte.low
+#define     y3rh    y3r_addr.byte.high
+#define     x4r     x4r_addr.word
+#define     x4rl    x4r_addr.byte.low
+#define     x4rh    x4r_addr.byte.high
+#define     y4r     y4r_addr.word
+#define     y4rl    y4r_addr.byte.low
+#define     y4rh    y4r_addr.byte.high
+#define     x5r     x5r_addr.word
+#define     x5rl    x5r_addr.byte.low
+#define     x5rh    x5r_addr.byte.high
+#define     y5r     y5r_addr.word
+#define     y5rl    y5r_addr.byte.low
+#define     y5rh    y5r_addr.byte.high
+#define     x6r     x6r_addr.word
+#define     x6rl    x6r_addr.byte.low
+#define     x6rh    x6r_addr.byte.high
+#define     y6r     y6r_addr.word
+#define     y6rl    y6r_addr.byte.low
+#define     y6rh    y6r_addr.byte.high
+#define     x7r     x7r_addr.word
+#define     x7rl    x7r_addr.byte.low
+#define     x7rh    x7r_addr.byte.high
+#define     y7r     y7r_addr.word
+#define     y7rl    y7r_addr.byte.low
+#define     y7rh    y7r_addr.byte.high
+#define     x8r     x8r_addr.word
+#define     x8rl    x8r_addr.byte.low
+#define     x8rh    x8r_addr.byte.high
+#define     y8r     y8r_addr.word
+#define     y8rl    y8r_addr.byte.low
+#define     y8rh    y8r_addr.byte.high
+#define     x9r     x9r_addr.word
+#define     x9rl    x9r_addr.byte.low
+#define     x9rh    x9r_addr.byte.high
+#define     y9r     y9r_addr.word
+#define     y9rl    y9r_addr.byte.low
+#define     y9rh    y9r_addr.byte.high
+#define     x10r    x10r_addr.word
+#define     x10rl   x10r_addr.byte.low
+#define     x10rh   x10r_addr.byte.high
+#define     y10r    y10r_addr.word
+#define     y10rl   y10r_addr.byte.low
+#define     y10rh   y10r_addr.byte.high
+#define     x11r    x11r_addr.word
+#define     x11rl   x11r_addr.byte.low
+#define     x11rh   x11r_addr.byte.high
+#define     y11r    y11r_addr.word
+#define     y11rl   y11r_addr.byte.low
+#define     y11rh   y11r_addr.byte.high
+#define     x12r    x12r_addr.word
+#define     x12rl   x12r_addr.byte.low
+#define     x12rh   x12r_addr.byte.high
+#define     y12r    y12r_addr.word
+#define     y12rl   y12r_addr.byte.low
+#define     y12rh   y12r_addr.byte.high
+#define     x13r    x13r_addr.word
+#define     x13rl   x13r_addr.byte.low
+#define     x13rh   x13r_addr.byte.high
+#define     y13r    y13r_addr.word
+#define     y13rl   y13r_addr.byte.low
+#define     y13rh   y13r_addr.byte.high
+#define     x14r    x14r_addr.word
+#define     x14rl   x14r_addr.byte.low
+#define     x14rh   x14r_addr.byte.high
+#define     y14r    y14r_addr.word
+#define     y14rl   y14r_addr.byte.low
+#define     y14rh   y14r_addr.byte.high
+#define     x15r    x15r_addr.word
+#define     x15rl   x15r_addr.byte.low
+#define     x15rh   x15r_addr.byte.high
+#define     y15r    y15r_addr.word
+#define     y15rl   y15r_addr.byte.low
+#define     y15rh   y15r_addr.byte.high
+
+/*-------------------------------------------------------
+    CAN0/1 control register 0
+-------------------------------------------------------*/
+union{
+    struct{
+        char    reset0:1;           /* Reset0 */
+        char    loopback:1;         /* Loop Back Mode */
+        char    dummy0:1;
+        char    basiccan:1;         /* Basic CAN Mode */
+        char    reset1:1;           /* Reset1 */
+        char    dummy1:3;
+        char    tspre:2;            /* Time Stamp Prescaler */
+        char    tsreset:1;          /* Time Stamp Reset */
+        char    ecreset:1;          /* Error Counter Reset */
+        char    dummy2:4;
+    }b;
+    struct{
+        char    low;                /* Low  8 bit */
+        char    high;               /* High 8 bit */
+    }byte;
+    unsigned short  word;
+}c0ctlr0_addr, c1ctlr0_addr;
+
+#define     c0ctlr0             c0ctlr0_addr.word
+#define     c0ctlr0l            c0ctlr0_addr.byte.low
+#define     c0ctlr0h            c0ctlr0_addr.byte.high
+
+#define     reset0_c0ctlr       c0ctlr0_addr.b.reset0       /* Reset 0 */
+#define     loopback_c0ctlr     c0ctlr0_addr.b.loopback     /* Loop Back Mode */
+#define     basiccan_c0ctlr     c0ctlr0_addr.b.basiccan     /* Basic CAN Mode */
+#define     reset1_c0ctlr       c0ctlr0_addr.b.reset1       /* Reset 1 */
+#define     tspre_c0ctlr        c0ctlr0_addr.b.tspre        /* Time Stamp Prescaler */
+#define     tsreset_c0ctlr      c0ctlr0_addr.b.tsreset      /* Time Stamp Reset */
+#define     ecreset_c0ctlr      c0ctlr0_addr.b.ecreset      /* Error Counter Reset */
+
+#define     c1ctlr0             c1ctlr0_addr.word
+#define     c1ctlr0l            c1ctlr0_addr.byte.low
+#define     c1ctlr0h            c1ctlr0_addr.byte.high
+
+#define     reset0_c1ctlr       c1ctlr0_addr.b.reset0       /* Reset 0 */
+#define     loopback_c1ctlr     c1ctlr0_addr.b.loopback     /* Loop Back Mode */
+#define     basiccan_c1ctlr     c1ctlr0_addr.b.basiccan     /* Basic CAN Mode */
+#define     reset1_c1ctlr       c1ctlr0_addr.b.reset1       /* Reset 1 */
+#define     tspre_c1ctlr        c1ctlr0_addr.b.tspre        /* Time Stamp Prescaler */
+#define     tsreset_c1ctlr      c1ctlr0_addr.b.tsreset      /* Time Stamp Reset */
+#define     ecreset_c1ctlr      c1ctlr0_addr.b.ecreset      /* Error Counter Reset */
+
+/*-------------------------------------------------------
+    CAN0/1 control register 1
+-------------------------------------------------------*/
+union{
+    struct{
+        char    dummy0:3;
+        char    banksel:1;
+        char    dummy1:2;
+        char    intsel:1;
+        char    dummy2:1;
+    }b;
+    char    byte;
+}c0ctlr1_addr, c1ctlr1_addr;
+
+#define     c0ctlr1     c0ctlr1_addr.byte
+
+#define     banksel_c0ctlr  c0ctlr1_addr.b.banksel
+#define     intsel_c0ctlr   c0ctlr1_addr.b.intsel
+
+#define     c1ctlr1     c1ctlr1_addr.byte
+
+#define     banksel_c1ctlr  c1ctlr1_addr.b.banksel
+#define     intsel_c1ctlr   c1ctlr1_addr.b.intsel
+
+/*-------------------------------------------------------
+    CAN0/1 sleep control register
+-------------------------------------------------------*/
+union{
+    struct{
+        char    sleep:1;
+        char    dummy0:7;
+    }b;
+    char    byte;
+}c0slpr_addr, c1slpr_addr;
+
+#define     c0slpr      c0slpr_addr.byte
+
+#define     sleep_c0slpr    c0slpr_addr.b.sleep
+
+#define     c1slpr      c1slpr_addr.byte
+
+#define     sleep_c1slpr    c1slpr_addr.b.sleep
+
+/*------------------------------------------------------
+    CAN0/1 status register
+------------------------------------------------------*/
+union{
+    struct{
+        char    mbox:4;             /* Message Slot Number */
+        char    trmsucc:1;          /* Transmit Success */
+        char    recsucc:1;          /* Receive Success */
+        char    trmstate:1;         /* Transmit Status */
+        char    recstate:1;         /* Receive Status */
+        char    state_reset:1;      /* CAN Reset Status */
+        char    state_loopback:1;   /* LoopBack Status */
+        char    dummy0:1;
+        char    state_basiccan:1;   /* BasicCAN Status */
+        char    state_buserror:1;   /* CAN BusError */
+        char    state_errpas:1;     /* Error Passive Status */
+        char    state_busoff:1;     /* BusOff Status */
+        char    dummy1:1;
+    }b;
+    struct{
+        char    low;                /* Low  8 bit */
+        char    high;               /* High 8 bit */
+    }byte;
+    unsigned short  word;
+}c0str_addr, c1str_addr;
+
+#define     c0str                   c0str_addr.word
+#define     c0strl                  c0str_addr.byte.low
+#define     c0strh                  c0str_addr.byte.high
+
+#define     mbox_c0str              c0str_addr.b.mbox               /* Message Slot Number */
+#define     trmsucc_c0str           c0str_addr.b.trmsucc            /* Transmit Success */
+#define     recsucc_c0str           c0str_addr.b.recsucc            /* Receive Success */
+#define     trmstate_c0str          c0str_addr.b.trmstate           /* Transmit Status */
+#define     recstate_c0str          c0str_addr.b.recstate           /* Receive Status */
+#define     state_reset_c0str       c0str_addr.b.state_reset        /* CAN Reset Status */
+#define     state_loopback_c0str    c0str_addr.b.state_loopback     /* LoopBack Status */
+#define     state_basiccan_c0str    c0str_addr.b.state_basiccan     /* BasicCAN Status */
+#define     state_buserror_c0str    c0str_addr.b.state_buserror     /* CAN BusError */
+#define     state_errpas_c0str      c0str_addr.b.state_errpas       /* Error Passive Status */
+#define     state_busoff_c0str      c0str_addr.b.state_busoff       /* BusOff Status */
+
+#define     c1str                   c1str_addr.word
+#define     c1strl                  c1str_addr.byte.low
+#define     c1strh                  c1str_addr.byte.high
+
+#define     mbox_c1str              c1str_addr.b.mbox               /* Message Slot Number */
+#define     trmsucc_c1str           c1str_addr.b.trmsucc            /* Transmit Success */
+#define     recsucc_c1str           c1str_addr.b.recsucc            /* Receive Success */
+#define     trmstate_c1str          c1str_addr.b.trmstate           /* Transmit Status */
+#define     recstate_c1str          c1str_addr.b.recstate           /* Receive Status */
+#define     state_reset_c1str       c1str_addr.b.state_reset        /* CAN Reset Status */
+#define     state_loopback_c1str    c1str_addr.b.state_loopback     /* LoopBack Status */
+#define     state_basiccan_c1str    c1str_addr.b.state_basiccan     /* BasicCAN Status */
+#define     state_buserror_c1str    c1str_addr.b.state_buserror     /* CAN BusError */
+#define     state_errpas_c1str      c1str_addr.b.state_errpas       /* Error Passive Status */
+#define     state_busoff_c1str      c1str_addr.b.state_busoff       /* BusOff Status */
+
+/*------------------------------------------------------
+    CAN0/1 extended ID register
+------------------------------------------------------*/
+union{
+    struct{
+        char    ide15:1;           /* for Slot15 */
+        char    ide14:1;           /* for Slot14 */
+        char    ide13:1;           /* for Slot13 */
+        char    ide12:1;           /* for Slot12 */
+        char    ide11:1;           /* for Slot11 */
+        char    ide10:1;           /* for Slot10 */
+        char    ide9:1;            /* for Slot9 */
+        char    ide8:1;            /* for Slot8 */
+        char    ide7:1;            /* for Slot7 */
+        char    ide6:1;            /* for Slot6 */
+        char    ide5:1;            /* for Slot5 */
+        char    ide4:1;            /* for Slot4 */
+        char    ide3:1;            /* for Slot3 */
+        char    ide2:1;            /* for Slot2 */
+        char    ide1:1;            /* for Slot1 */
+        char    ide0:1;            /* for Slot0 */
+    }b;
+    struct{
+        char    low;                /* Low  8 bit */
+        char    high;               /* High 8 bit */
+    }byte;
+    unsigned short  word;
+}c0idr_addr, c1idr_addr;
+
+#define     c0idr           c0idr_addr.word
+#define     c0idrl          c0idr_addr.byte.low
+#define     c0idrh          c0idr_addr.byte.high
+
+#define     ide15_c0idr         c0idr_addr.b.ide15         /* for Slot15 */
+#define     ide14_c0idr         c0idr_addr.b.ide14         /* for Slot14 */
+#define     ide13_c0idr         c0idr_addr.b.ide13         /* for Slot13 */
+#define     ide12_c0idr         c0idr_addr.b.ide12         /* for Slot12 */
+#define     ide11_c0idr         c0idr_addr.b.ide11         /* for Slot11 */
+#define     ide10_c0idr         c0idr_addr.b.ide10         /* for Slot10 */
+#define     ide9_c0idr          c0idr_addr.b.ide9          /* for Slot9 */
+#define     ide8_c0idr          c0idr_addr.b.ide8          /* for Slot8 */
+#define     ide7_c0idr          c0idr_addr.b.ide7          /* for Slot7 */
+#define     ide6_c0idr          c0idr_addr.b.ide6          /* for Slot6 */
+#define     ide5_c0idr          c0idr_addr.b.ide5          /* for Slot5 */
+#define     ide4_c0idr          c0idr_addr.b.ide4          /* for Slot4 */
+#define     ide3_c0idr          c0idr_addr.b.ide3          /* for Slot3 */
+#define     ide2_c0idr          c0idr_addr.b.ide2          /* for Slot2 */
+#define     ide1_c0idr          c0idr_addr.b.ide1          /* for Slot1 */
+#define     ide0_c0idr          c0idr_addr.b.ide0          /* for Slot0 */
+
+#define     c1idr           c1idr_addr.word
+#define     c1idrl          c1idr_addr.byte.low
+#define     c1idrh          c1idr_addr.byte.high
+
+#define     ide15_c1idr         c1idr_addr.b.ide15         /* for Slot15 */
+#define     ide14_c1idr         c1idr_addr.b.ide14         /* for Slot14 */
+#define     ide13_c1idr         c1idr_addr.b.ide13         /* for Slot13 */
+#define     ide12_c1idr         c1idr_addr.b.ide12         /* for Slot12 */
+#define     ide11_c1idr         c1idr_addr.b.ide11         /* for Slot11 */
+#define     ide10_c1idr         c1idr_addr.b.ide10         /* for Slot10 */
+#define     ide9_c1idr          c1idr_addr.b.ide9          /* for Slot9 */
+#define     ide8_c1idr          c1idr_addr.b.ide8          /* for Slot8 */
+#define     ide7_c1idr          c1idr_addr.b.ide7          /* for Slot7 */
+#define     ide6_c1idr          c1idr_addr.b.ide6          /* for Slot6 */
+#define     ide5_c1idr          c1idr_addr.b.ide5          /* for Slot5 */
+#define     ide4_c1idr          c1idr_addr.b.ide4          /* for Slot4 */
+#define     ide3_c1idr          c1idr_addr.b.ide3          /* for Slot3 */
+#define     ide2_c1idr          c1idr_addr.b.ide2          /* for Slot2 */
+#define     ide1_c1idr          c1idr_addr.b.ide1          /* for Slot1 */
+#define     ide0_c1idr          c1idr_addr.b.ide0          /* for Slot0 */
+
+/*------------------------------------------------------
+    CAN0/1 configuration register
+------------------------------------------------------*/
+union{
+    struct{
+        char    dummy0:4;
+        char    sam:1;              /* Sampling Time */
+        char    pts:3;              /* Propagation Time Segment */
+        char    pbs1:3;             /* Phase Buffer Segment 1 */
+        char    pbs2:3;             /* Phase Buffer Segment 2 */
+        char    sjw:2;              /* ReSynchronization Jump Width */
+    }b;
+    struct{
+        char    low;                /* Low  8 bit */
+        char    high;               /* High 8 bit */
+    }byte;
+    unsigned short  word;
+}c0conr_addr, c1conr_addr;
+
+#define     c0conr          c0conr_addr.word
+#define     c0conrl         c0conr_addr.byte.low
+#define     c0conrh         c0conr_addr.byte.high
+
+#define     sam_c0conr      c0conr_addr.b.sam       /* Sampling Time */
+#define     pts_c0conr      c0conr_addr.b.pts       /* PTS */
+#define     pbs1_c0conr     c0conr_addr.b.pbs1      /* PBS1 */
+#define     pbs2_c0conr     c0conr_addr.b.pbs2      /* PBS2 */
+#define     sjw_c0conr      c0conr_addr.b.sjw       /* SJW */
+
+#define     c1conr          c1conr_addr.word
+#define     c1conrl         c1conr_addr.byte.low
+#define     c1conrh         c1conr_addr.byte.high
+
+#define     sam_c1conr      c1conr_addr.b.sam       /* Sampling Time */
+#define     pts_c1conr      c1conr_addr.b.pts       /* PTS */
+#define     pbs1_c1conr     c1conr_addr.b.pbs1      /* PBS1 */
+#define     pbs2_c1conr     c1conr_addr.b.pbs2      /* PBS2 */
+#define     sjw_c1conr      c1conr_addr.b.sjw       /* SJW */
+
+/*------------------------------------------------------
+    CAN0/1 time stamp register
+------------------------------------------------------*/
+union{
+    struct{
+        char    low;                /* Low  8 bit */
+        char    high;               /* High 8 bit */
+    }byte;
+    unsigned short  word;
+}c0tsr_addr, c1tsr_addr;
+
+#define     c0tsr           c0tsr_addr.word
+#define     c0tsrl          c0tsr_addr.byte.low
+#define     c0tsrh          c0tsr_addr.byte.high
+
+#define     c1tsr           c1tsr_addr.word
+#define     c1tsrl          c1tsr_addr.byte.low
+#define     c1tsrh          c1tsr_addr.byte.high
+
+/*-------------------------------------------------------
+    CAN0/1 transmit error counter
+-------------------------------------------------------*/
+unsigned char c0tec_addr, c1tec_addr;
+#define     c0tec           c0tec_addr
+#define     c1tec           c1tec_addr
+
+/*-------------------------------------------------------
+    CAN0/1 receive error counter
+-------------------------------------------------------*/
+unsigned char c0rec_addr, c1rec_addr;
+#define     c0rec           c0rec_addr
+#define     c1rec           c1rec_addr
+
+/*-------------------------------------------------------
+    CAN0/1 baud rate prescaler
+-------------------------------------------------------*/
+unsigned char c0brp_addr, c1brp_addr;
+#define     c0brp           c0brp_addr
+#define     c1brp           c1brp_addr
+
+/*------------------------------------------------------
+    CAN0/1 slot interrupt status register
+------------------------------------------------------*/
+union{
+    struct{
+        char    sis15:1;            /* for Slot15 */
+        char    sis14:1;            /* for Slot14 */
+        char    sis13:1;            /* for Slot13 */
+        char    sis12:1;            /* for Slot12 */
+        char    sis11:1;            /* for Slot11 */
+        char    sis10:1;            /* for Slot10 */
+        char    sis9:1;             /* for Slot9 */
+        char    sis8:1;             /* for Slot8 */
+        char    sis7:1;             /* for Slot7 */
+        char    sis6:1;             /* for Slot6 */
+        char    sis5:1;             /* for Slot5 */
+        char    sis4:1;             /* for Slot4 */
+        char    sis3:1;             /* for Slot3 */
+        char    sis2:1;             /* for Slot2 */
+        char    sis1:1;             /* for Slot1 */
+        char    sis0:1;             /* for Slot0 */
+    }b;
+    struct{
+        char    low;                /* Low  8 bit */
+        char    high;               /* High 8 bit */
+    }byte;
+    unsigned short  word;
+}c0sistr_addr, c1sistr_addr;
+
+#define     c0sistr         c0sistr_addr.word
+#define     c0sistrl        c0sistr_addr.byte.low
+#define     c0sistrh        c0sistr_addr.byte.high
+
+#define     sis15_c0sistr   c0sistr_addr.b.sis15       /* for Slot15 */
+#define     sis14_c0sistr   c0sistr_addr.b.sis14       /* for Slot14 */
+#define     sis13_c0sistr   c0sistr_addr.b.sis13       /* for Slot13 */
+#define     sis12_c0sistr   c0sistr_addr.b.sis12       /* for Slot12 */
+#define     sis11_c0sistr   c0sistr_addr.b.sis11       /* for Slot11 */
+#define     sis10_c0sistr   c0sistr_addr.b.sis10       /* for Slot10 */
+#define     sis9_c0sistr    c0sistr_addr.b.sis9        /* for Slot9 */
+#define     sis8_c0sistr    c0sistr_addr.b.sis8        /* for Slot8 */
+#define     sis7_c0sistr    c0sistr_addr.b.sis7        /* for Slot7 */
+#define     sis6_c0sistr    c0sistr_addr.b.sis6        /* for Slot6 */
+#define     sis5_c0sistr    c0sistr_addr.b.sis5        /* for Slot5 */
+#define     sis4_c0sistr    c0sistr_addr.b.sis4        /* for Slot4 */
+#define     sis3_c0sistr    c0sistr_addr.b.sis3        /* for Slot3 */
+#define     sis2_c0sistr    c0sistr_addr.b.sis2        /* for Slot2 */
+#define     sis1_c0sistr    c0sistr_addr.b.sis1        /* for Slot1 */
+#define     sis0_c0sistr    c0sistr_addr.b.sis0        /* for Slot0 */
+
+#define     c1sistr         c1sistr_addr.word
+#define     c1sistrl        c1sistr_addr.byte.low
+#define     c1sistrh        c1sistr_addr.byte.high
+
+#define     sis15_c1sistr   c1sistr_addr.b.sis15       /* for Slot15 */
+#define     sis14_c1sistr   c1sistr_addr.b.sis14       /* for Slot14 */
+#define     sis13_c1sistr   c1sistr_addr.b.sis13       /* for Slot13 */
+#define     sis12_c1sistr   c1sistr_addr.b.sis12       /* for Slot12 */
+#define     sis11_c1sistr   c1sistr_addr.b.sis11       /* for Slot11 */
+#define     sis10_c1sistr   c1sistr_addr.b.sis10       /* for Slot10 */
+#define     sis9_c1sistr    c1sistr_addr.b.sis9        /* for Slot9 */
+#define     sis8_c1sistr    c1sistr_addr.b.sis8        /* for Slot8 */
+#define     sis7_c1sistr    c1sistr_addr.b.sis7        /* for Slot7 */
+#define     sis6_c1sistr    c1sistr_addr.b.sis6        /* for Slot6 */
+#define     sis5_c1sistr    c1sistr_addr.b.sis5        /* for Slot5 */
+#define     sis4_c1sistr    c1sistr_addr.b.sis4        /* for Slot4 */
+#define     sis3_c1sistr    c1sistr_addr.b.sis3        /* for Slot3 */
+#define     sis2_c1sistr    c1sistr_addr.b.sis2        /* for Slot2 */
+#define     sis1_c1sistr    c1sistr_addr.b.sis1        /* for Slot1 */
+#define     sis0_c1sistr    c1sistr_addr.b.sis0        /* for Slot0 */
+
+/*------------------------------------------------------
+    CAN0/1 slot interrupt mask register
+------------------------------------------------------*/
+union{
+    struct{
+        char    sim15:1;            /* for Slot15 */
+        char    sim14:1;            /* for Slot14 */
+        char    sim13:1;            /* for Slot13 */
+        char    sim12:1;            /* for Slot12 */
+        char    sim11:1;            /* for Slot11 */
+        char    sim10:1;            /* for Slot10 */
+        char    sim9:1;             /* for Slot9 */
+        char    sim8:1;             /* for Slot8 */
+        char    sim7:1;             /* for Slot7 */
+        char    sim6:1;             /* for Slot6 */
+        char    sim5:1;             /* for Slot5 */
+        char    sim4:1;             /* for Slot4 */
+        char    sim3:1;             /* for Slot3 */
+        char    sim2:1;             /* for Slot2 */
+        char    sim1:1;             /* for Slot1 */
+        char    sim0:1;             /* for Slot0 */
+    }b;
+    struct{
+        char    low;                /* Low  8 bit */
+        char    high;               /* High 8 bit */
+    }byte;
+    unsigned short  word;
+}c0simkr_addr, c1simkr_addr;
+
+#define     c0simkr         c0simkr_addr.word
+#define     c0simkrl        c0simkr_addr.byte.low
+#define     c0simkrh        c0simkr_addr.byte.high
+
+#define     sim15_c0simkr   c0simkr_addr.b.sim15       /* for Slot15 */
+#define     sim14_c0simkr   c0simkr_addr.b.sim14       /* for Slot14 */
+#define     sim13_c0simkr   c0simkr_addr.b.sim13       /* for Slot13 */
+#define     sim12_c0simkr   c0simkr_addr.b.sim12       /* for Slot12 */
+#define     sim11_c0simkr   c0simkr_addr.b.sim11       /* for Slot11 */
+#define     sim10_c0simkr   c0simkr_addr.b.sim10       /* for Slot10 */
+#define     sim9_c0simkr    c0simkr_addr.b.sim9        /* for Slot9 */
+#define     sim8_c0simkr    c0simkr_addr.b.sim8        /* for Slot8 */
+#define     sim7_c0simkr    c0simkr_addr.b.sim7        /* for Slot7 */
+#define     sim6_c0simkr    c0simkr_addr.b.sim6        /* for Slot6 */
+#define     sim5_c0simkr    c0simkr_addr.b.sim5        /* for Slot5 */
+#define     sim4_c0simkr    c0simkr_addr.b.sim4        /* for Slot4 */
+#define     sim3_c0simkr    c0simkr_addr.b.sim3        /* for Slot3 */
+#define     sim2_c0simkr    c0simkr_addr.b.sim2        /* for Slot2 */
+#define     sim1_c0simkr    c0simkr_addr.b.sim1        /* for Slot1 */
+#define     sim0_c0simkr    c0simkr_addr.b.sim0        /* for Slot0 */
+
+#define     c1simkr         c1simkr_addr.word
+#define     c1simkrl        c1simkr_addr.byte.low
+#define     c1simkrh        c1simkr_addr.byte.high
+
+#define     sim15_c1simkr   c1simkr_addr.b.sim15       /* for Slot15 */
+#define     sim14_c1simkr   c1simkr_addr.b.sim14       /* for Slot14 */
+#define     sim13_c1simkr   c1simkr_addr.b.sim13       /* for Slot13 */
+#define     sim12_c1simkr   c1simkr_addr.b.sim12       /* for Slot12 */
+#define     sim11_c1simkr   c1simkr_addr.b.sim11       /* for Slot11 */
+#define     sim10_c1simkr   c1simkr_addr.b.sim10       /* for Slot10 */
+#define     sim9_c1simkr    c1simkr_addr.b.sim9        /* for Slot9 */
+#define     sim8_c1simkr    c1simkr_addr.b.sim8        /* for Slot8 */
+#define     sim7_c1simkr    c1simkr_addr.b.sim7        /* for Slot7 */
+#define     sim6_c1simkr    c1simkr_addr.b.sim6        /* for Slot6 */
+#define     sim5_c1simkr    c1simkr_addr.b.sim5        /* for Slot5 */
+#define     sim4_c1simkr    c1simkr_addr.b.sim4        /* for Slot4 */
+#define     sim3_c1simkr    c1simkr_addr.b.sim3        /* for Slot3 */
+#define     sim2_c1simkr    c1simkr_addr.b.sim2        /* for Slot2 */
+#define     sim1_c1simkr    c1simkr_addr.b.sim1        /* for Slot1 */
+#define     sim0_c1simkr    c1simkr_addr.b.sim0        /* for Slot0 */
+
+/*------------------------------------------------------
+     CAN0/1 error interrupt status register
+------------------------------------------------------*/
+union{
+    struct{
+        char    boim:1;         /* BusOff Interrupt */
+        char    epim:1;         /* Error Passive Interrupt */
+        char    beim:1;         /* CAN BusError Interrupt */
+        char    dummy0:5;
+    }b;
+    char    byte;
+}c0eimkr_addr, c1eimkr_addr;
+
+#define     c0eimkr     c0eimkr_addr.byte
+
+#define     boim_c0eimkr    c0eimkr_addr.b.boim     /* BusOff Interrupt Status */
+#define     epim_c0eimkr    c0eimkr_addr.b.epim     /* Error Passive Interrupt Status */
+#define     beim_c0eimkr    c0eimkr_addr.b.beim     /* CAN BusError Interrupt Status */
+
+#define     c1eimkr     c1eimkr_addr.byte
+
+#define     boim_c1eimkr    c1eimkr_addr.b.boim     /* BusOff Interrupt Status */
+#define     epim_c1eimkr    c1eimkr_addr.b.epim     /* Error Passive Interrupt Status */
+#define     beim_c1eimkr    c1eimkr_addr.b.beim     /* CAN BusError Interrupt Status */
+
+/*------------------------------------------------------
+     CAN0/1 error interrupt mask register
+------------------------------------------------------*/
+union{
+    struct{
+        char    bois:1;         /* BusOff Interrupt */
+        char    epis:1;         /* Error Passive Interrupt */
+        char    beis:1;         /* CAN BusError Interrupt */
+        char    rsv4:1;
+        char    rsv3:1;
+        char    rsv2:1;
+        char    rsv1:1;
+        char    rsv0:1;
+    }b;
+    char    byte;
+}c0eistr_addr, c1eistr_addr;
+
+#define     c0eistr     c0eistr_addr.byte
+
+#define     bois_c0eistr    c0eistr_addr.b.bois     /* BusOff Interrupt Mask */
+#define     epis_c0eistr    c0eistr_addr.b.epis     /* Error Passive Interrupt Mask */
+#define     beis_c0eistr    c0eistr_addr.b.beis     /* CAN BusError Interrupt Mask */
+
+#define     c1eistr     c1eistr_addr.byte
+
+#define     bois_c1eistr    c1eistr_addr.b.bois     /* BusOff Interrupt Mask */
+#define     epis_c1eistr    c1eistr_addr.b.epis     /* Error Passive Interrupt Mask */
+#define     beis_c1eistr    c1eistr_addr.b.beis     /* CAN BusError Interrupt Mask */
+
+/*-------------------------------------------------------
+    CAN0/1 error factor register
+-------------------------------------------------------*/
+union{
+    struct{
+        char    acke:1;
+        char    crce:1;
+        char    forme:1;
+        char    stfe:1;
+        char    bite0:1;
+        char    bite1:1;
+        char    rcve:1;
+        char    tre:1;
+    }b;
+    char    byte;
+}c0efr_addr, c1efr_addr;
+
+#define     c0efr      c0efr_addr.byte
+
+#define     acke_c0efr    c0efr_addr.b.acke
+#define     crce_c0efr    c0efr_addr.b.crce
+#define     forme_c0efr   c0efr_addr.b.forme
+#define     stfe_c0efr    c0efr_addr.b.stfe
+#define     bite0_c0efr   c0efr_addr.b.bite0
+#define     bite1_c0efr   c0efr_addr.b.bite1
+#define     rcve_c0efr    c0efr_addr.b.rcve
+#define     tre_c0efr     c0efr_addr.b.tre
+
+#define     c1efr      c1efr_addr.byte
+
+#define     acke_c1efr    c1efr_addr.b.acke
+#define     crce_c1efr    c1efr_addr.b.crce
+#define     forme_c1efr   c1efr_addr.b.forme
+#define     stfe_c1efr    c1efr_addr.b.stfe
+#define     bite0_c1efr   c1efr_addr.b.bite0
+#define     bite1_c1efr   c1efr_addr.b.bite1
+#define     rcve_c1efr    c1efr_addr.b.rcve
+#define     tre_c1efr     c1efr_addr.b.tre
+
+/*-------------------------------------------------------
+    CAN0/1 mode register
+-------------------------------------------------------*/
+union{
+    struct{
+        char    cmod:2;
+        char    dummy0:6;
+    }b;
+    char    byte;
+}c0mdr_addr, c1mdr_addr;
+
+#define     c0mdr      c0mdr_addr.byte
+
+#define     cmod_c0mdr    c0mdr_addr.b.cmod
+
+#define     c1mdr      c1mdr_addr.byte
+
+#define     cmod_c1mdr    c1mdr_addr.b.cmod
+
+/*------------------------------------------------------
+    CAN0/1 single shot control register
+------------------------------------------------------*/
+union{
+    struct{
+        char    ssc15:1;            /* for Slot15 */
+        char    ssc14:1;            /* for Slot14 */
+        char    ssc13:1;            /* for Slot13 */
+        char    ssc12:1;            /* for Slot12 */
+        char    ssc11:1;            /* for Slot11 */
+        char    ssc10:1;            /* for Slot10 */
+        char    ssc9:1;             /* for Slot9 */
+        char    ssc8:1;             /* for Slot8 */
+        char    ssc7:1;             /* for Slot7 */
+        char    ssc6:1;             /* for Slot6 */
+        char    ssc5:1;             /* for Slot5 */
+        char    ssc4:1;             /* for Slot4 */
+        char    ssc3:1;             /* for Slot3 */
+        char    ssc2:1;             /* for Slot2 */
+        char    ssc1:1;             /* for Slot1 */
+        char    ssc0:1;             /* for Slot0 */
+    }b;
+    struct{
+        char    low;                /* Low  8 bit */
+        char    high;               /* High 8 bit */
+    }byte;
+    unsigned short  word;
+}c0ssctlr_addr, c1ssctlr_addr;
+
+
+#define     c0ssctlr         c0ssctlr_addr.word
+#define     c0ssctlrl        c0ssctlr_addr.byte.low
+#define     c0ssctlrh        c0ssctlr_addr.byte.high
+
+#define     ssc15_c0ssctlr   c0ssctlr_addr.b.ssc15       /* for Slot15 */
+#define     ssc14_c0ssctlr   c0ssctlr_addr.b.ssc14       /* for Slot14 */
+#define     ssc13_c0ssctlr   c0ssctlr_addr.b.ssc13       /* for Slot13 */
+#define     ssc12_c0ssctlr   c0ssctlr_addr.b.ssc12       /* for Slot12 */
+#define     ssc11_c0ssctlr   c0ssctlr_addr.b.ssc11       /* for Slot11 */
+#define     ssc10_c0ssctlr   c0ssctlr_addr.b.ssc10       /* for Slot10 */
+#define     ssc9_c0ssctlr    c0ssctlr_addr.b.ssc9        /* for Slot9 */
+#define     ssc8_c0ssctlr    c0ssctlr_addr.b.ssc8        /* for Slot8 */
+#define     ssc7_c0ssctlr    c0ssctlr_addr.b.ssc7        /* for Slot7 */
+#define     ssc6_c0ssctlr    c0ssctlr_addr.b.ssc6        /* for Slot6 */
+#define     ssc5_c0ssctlr    c0ssctlr_addr.b.ssc5        /* for Slot5 */
+#define     ssc4_c0ssctlr    c0ssctlr_addr.b.ssc4        /* for Slot4 */
+#define     ssc3_c0ssctlr    c0ssctlr_addr.b.ssc3        /* for Slot3 */
+#define     ssc2_c0ssctlr    c0ssctlr_addr.b.ssc2        /* for Slot2 */
+#define     ssc1_c0ssctlr    c0ssctlr_addr.b.ssc1        /* for Slot1 */
+#define     ssc0_c0ssctlr    c0ssctlr_addr.b.ssc0        /* for Slot0 */
+
+#define     c1ssctlr         c1ssctlr_addr.word
+#define     c1ssctlrl        c1ssctlr_addr.byte.low
+#define     c1ssctlrh        c1ssctlr_addr.byte.high
+
+#define     ssc15_c1ssctlr   c1ssctlr_addr.b.ssc15       /* for Slot15 */
+#define     ssc14_c1ssctlr   c1ssctlr_addr.b.ssc14       /* for Slot14 */
+#define     ssc13_c1ssctlr   c1ssctlr_addr.b.ssc13       /* for Slot13 */
+#define     ssc12_c1ssctlr   c1ssctlr_addr.b.ssc12       /* for Slot12 */
+#define     ssc11_c1ssctlr   c1ssctlr_addr.b.ssc11       /* for Slot11 */
+#define     ssc10_c1ssctlr   c1ssctlr_addr.b.ssc10       /* for Slot10 */
+#define     ssc9_c1ssctlr    c1ssctlr_addr.b.ssc9        /* for Slot9 */
+#define     ssc8_c1ssctlr    c1ssctlr_addr.b.ssc8        /* for Slot8 */
+#define     ssc7_c1ssctlr    c1ssctlr_addr.b.ssc7        /* for Slot7 */
+#define     ssc6_c1ssctlr    c1ssctlr_addr.b.ssc6        /* for Slot6 */
+#define     ssc5_c1ssctlr    c1ssctlr_addr.b.ssc5        /* for Slot5 */
+#define     ssc4_c1ssctlr    c1ssctlr_addr.b.ssc4        /* for Slot4 */
+#define     ssc3_c1ssctlr    c1ssctlr_addr.b.ssc3        /* for Slot3 */
+#define     ssc2_c1ssctlr    c1ssctlr_addr.b.ssc2        /* for Slot2 */
+#define     ssc1_c1ssctlr    c1ssctlr_addr.b.ssc1        /* for Slot1 */
+#define     ssc0_c1ssctlr    c1ssctlr_addr.b.ssc0        /* for Slot0 */
+
+/*------------------------------------------------------
+    CAN0/1 single shot status register
+------------------------------------------------------*/
+union{
+    struct{
+        char    sss15:1;            /* for Slot15 */
+        char    sss14:1;            /* for Slot14 */
+        char    sss13:1;            /* for Slot13 */
+        char    sss12:1;            /* for Slot12 */
+        char    sss11:1;            /* for Slot11 */
+        char    sss10:1;            /* for Slot10 */
+        char    sss9:1;             /* for Slot9 */
+        char    sss8:1;             /* for Slot8 */
+        char    sss7:1;             /* for Slot7 */
+        char    sss6:1;             /* for Slot6 */
+        char    sss5:1;             /* for Slot5 */
+        char    sss4:1;             /* for Slot4 */
+        char    sss3:1;             /* for Slot3 */
+        char    sss2:1;             /* for Slot2 */
+        char    sss1:1;             /* for Slot1 */
+        char    sss0:1;             /* for Slot0 */
+    }b;
+    struct{
+        char    low;                /* Low  8 bit */
+        char    high;               /* High 8 bit */
+    }byte;
+    unsigned short  word;
+}c0ssstr_addr, c1ssstr_addr;
+
+#define     c0ssstr         c0ssstr_addr.word
+#define     c0ssstrl        c0ssstr_addr.byte.low
+#define     c0ssstrh        c0ssstr_addr.byte.high
+
+#define     sss15_c0ssstr   c0ssstr_addr.b.sss15       /* for Slot15 */
+#define     sss14_c0ssstr   c0ssstr_addr.b.sss14       /* for Slot14 */
+#define     sss13_c0ssstr   c0ssstr_addr.b.sss13       /* for Slot13 */
+#define     sss12_c0ssstr   c0ssstr_addr.b.sss12       /* for Slot12 */
+#define     sss11_c0ssstr   c0ssstr_addr.b.sss11       /* for Slot11 */
+#define     sss10_c0ssstr   c0ssstr_addr.b.sss10       /* for Slot10 */
+#define     sss9_c0ssstr    c0ssstr_addr.b.sss9        /* for Slot9 */
+#define     sss8_c0ssstr    c0ssstr_addr.b.sss8        /* for Slot8 */
+#define     sss7_c0ssstr    c0ssstr_addr.b.sss7        /* for Slot7 */
+#define     sss6_c0ssstr    c0ssstr_addr.b.sss6        /* for Slot6 */
+#define     sss5_c0ssstr    c0ssstr_addr.b.sss5        /* for Slot5 */
+#define     sss4_c0ssstr    c0ssstr_addr.b.sss4        /* for Slot4 */
+#define     sss3_c0ssstr    c0ssstr_addr.b.sss3        /* for Slot3 */
+#define     sss2_c0ssstr    c0ssstr_addr.b.sss2        /* for Slot2 */
+#define     sss1_c0ssstr    c0ssstr_addr.b.sss1        /* for Slot1 */
+#define     sss0_c0ssstr    c0ssstr_addr.b.sss0        /* for Slot0 */
+
+#define     c1ssstr         c1ssstr_addr.word
+#define     c1ssstrl        c1ssstr_addr.byte.low
+#define     c1ssstrh        c1ssstr_addr.byte.high
+
+#define     sss15_c1ssstr   c1ssstr_addr.b.sss15       /* for Slot15 */
+#define     sss14_c1ssstr   c1ssstr_addr.b.sss14       /* for Slot14 */
+#define     sss13_c1ssstr   c1ssstr_addr.b.sss13       /* for Slot13 */
+#define     sss12_c1ssstr   c1ssstr_addr.b.sss12       /* for Slot12 */
+#define     sss11_c1ssstr   c1ssstr_addr.b.sss11       /* for Slot11 */
+#define     sss10_c1ssstr   c1ssstr_addr.b.sss10       /* for Slot10 */
+#define     sss9_c1ssstr    c1ssstr_addr.b.sss9        /* for Slot9 */
+#define     sss8_c1ssstr    c1ssstr_addr.b.sss8        /* for Slot8 */
+#define     sss7_c1ssstr    c1ssstr_addr.b.sss7        /* for Slot7 */
+#define     sss6_c1ssstr    c1ssstr_addr.b.sss6        /* for Slot6 */
+#define     sss5_c1ssstr    c1ssstr_addr.b.sss5        /* for Slot5 */
+#define     sss4_c1ssstr    c1ssstr_addr.b.sss4        /* for Slot4 */
+#define     sss3_c1ssstr    c1ssstr_addr.b.sss3        /* for Slot3 */
+#define     sss2_c1ssstr    c1ssstr_addr.b.sss2        /* for Slot2 */
+#define     sss1_c1ssstr    c1ssstr_addr.b.sss1        /* for Slot1 */
+#define     sss0_c1ssstr    c1ssstr_addr.b.sss0        /* for Slot0 */
+
+/*-------------------------------------------------------
+    CAN0/1 global mask register
+    CAN0/1 local mask A register
+    CAN0/1 local mask B register
+-------------------------------------------------------*/
+unsigned char   c0gmr0_addr,c0gmr1_addr,c0gmr2_addr,c0gmr3_addr,c0gmr4_addr,
+                c0lmar0_addr,c0lmar1_addr,c0lmar2_addr,c0lmar3_addr,c0lmar4_addr,
+                c0lmbr0_addr,c0lmbr1_addr,c0lmbr2_addr,c0lmbr3_addr,c0lmbr4_addr,
+                c1gmr0_addr,c1gmr1_addr,c1gmr2_addr,c1gmr3_addr,c1gmr4_addr,
+                c1lmar0_addr,c1lmar1_addr,c1lmar2_addr,c1lmar3_addr,c1lmar4_addr,
+                c1lmbr0_addr,c1lmbr1_addr,c1lmbr2_addr,c1lmbr3_addr,c1lmbr4_addr;
+#define     c0gmr0          c0gmr0_addr         /* CAN0 Global Mask Register 0 */
+#define     c0gmr1          c0gmr1_addr         /* CAN0 Global Mask Register 1 */
+#define     c0gmr2          c0gmr2_addr         /* CAN0 Global Mask Register 2 */
+#define     c0gmr3          c0gmr3_addr         /* CAN0 Global Mask Register 3 */
+#define     c0gmr4          c0gmr4_addr         /* CAN0 Global Mask Register 4 */
+#define     c0lmar0         c0lmar0_addr        /* CAN0 Local Mask A Register 0 */
+#define     c0lmar1         c0lmar1_addr        /* CAN0 Local Mask A Register 1 */
+#define     c0lmar2         c0lmar2_addr        /* CAN0 Local Mask A Register 2 */
+#define     c0lmar3         c0lmar3_addr        /* CAN0 Local Mask A Register 3 */
+#define     c0lmar4         c0lmar4_addr        /* CAN0 Local Mask A Register 4 */
+#define     c0lmbr0         c0lmbr0_addr        /* CAN0 Local Mask B Register 0 */
+#define     c0lmbr1         c0lmbr1_addr        /* CAN0 Local Mask B Register 1 */
+#define     c0lmbr2         c0lmbr2_addr        /* CAN0 Local Mask B Register 2 */
+#define     c0lmbr3         c0lmbr3_addr        /* CAN0 Local Mask B Register 3 */
+#define     c0lmbr4         c0lmbr4_addr        /* CAN0 Local Mask B Register 4 */
+#define     c1gmr0          c1gmr0_addr         /* CAN1 Global Mask Register 0 */
+#define     c1gmr1          c1gmr1_addr         /* CAN1 Global Mask Register 1 */
+#define     c1gmr2          c1gmr2_addr         /* CAN1 Global Mask Register 2 */
+#define     c1gmr3          c1gmr3_addr         /* CAN1 Global Mask Register 3 */
+#define     c1gmr4          c1gmr4_addr         /* CAN1 Global Mask Register 4 */
+#define     c1lmar0         c1lmar0_addr        /* CAN1 Local Mask A Register 0 */
+#define     c1lmar1         c1lmar1_addr        /* CAN1 Local Mask A Register 1 */
+#define     c1lmar2         c1lmar2_addr        /* CAN1 Local Mask A Register 2 */
+#define     c1lmar3         c1lmar3_addr        /* CAN1 Local Mask A Register 3 */
+#define     c1lmar4         c1lmar4_addr        /* CAN1 Local Mask A Register 4 */
+#define     c1lmbr0         c1lmbr0_addr        /* CAN1 Local Mask B Register 0 */
+#define     c1lmbr1         c1lmbr1_addr        /* CAN1 Local Mask B Register 1 */
+#define     c1lmbr2         c1lmbr2_addr        /* CAN1 Local Mask B Register 2 */
+#define     c1lmbr3         c1lmbr3_addr        /* CAN1 Local Mask B Register 3 */
+#define     c1lmbr4         c1lmbr4_addr        /* CAN1 Local Mask B Register 4 */
+
+union{
+    struct{
+        char    sidh;                   /* Standard-ID register [10:6] */
+        char    sidl;                   /* Standard-ID register [5:0] */
+        char    eidh;                   /* Extended-ID register [17:14] */
+        char    eidm;                   /* Extended-ID register [13:6] */
+        char    eidl;                   /* Extended-ID register [5:0] */
+    } ba;
+    char byte[5];
+}c0gmr,c0lmar,c0lmbr,
+ c1gmr,c1lmar,c1lmbr;
+
+/*-------------------------------------------------------
+     CAN0/1 message slot(0-15) control register
+-------------------------------------------------------*/
+union {
+    struct{
+        char    newdata:1;      /* New Data */
+        char    invaldata:1;    /* Invalid Data */
+        char    msglost:1;      /* Message Lost */
+        char    remactive:1;    /* Remote Active */
+        char    rsplock:1;      /* Response Locked */
+        char    remote:1;       /* Remote Mailbox */
+        char    recreq:1;       /* Receive Request */
+        char    dummy0:1;             /* Reserved bit */
+    }receive;
+    struct{
+        char    sentdata:1;     /* Sent Data */
+        char    trmactive:1;    /* Transmission Active */
+        char    dummy0:1;             /* Reserved bit */
+        char    remactive:1;    /* Remote Active */
+        char    dummy1:1;             /* Reserved bit */
+        char    remote:1;       /* Remote Mailbox */
+        char    dummy2:1;             /* Reserved bit */
+        char    trmreq:1;       /* Transmit Request */
+    }transmit;
+    char byte;
+}c0mctl[16],
+ c0mctl0,c0mctl1,c0mctl2,c0mctl3,c0mctl4, c0mctl5,c0mctl6,c0mctl7,
+ c0mctl8,c0mctl9,c0mctl10,c0mctl11,c0mctl12,c0mctl13,c0mctl14,c0mctl15,
+ c1mctl[16],
+ c1mctl0,c1mctl1,c1mctl2,c1mctl3,c1mctl4,c1mctl5,c1mctl6,c1mctl7,
+ c1mctl8,c1mctl9,c1mctl10,c1mctl11,c1mctl12,c1mctl13,c1mctl14,c1mctl15;
+
+/*-------------------------------------------------------
+    CAN0/1 slot buffer select register
+-------------------------------------------------------*/
+union{
+    struct{
+        char    buffer0:4;
+        char    buffer1:4;
+    }b;
+    char    byte;
+}c0sbs_addr, c1sbs_addr;
+
+#define     c0sbs       c0sbs_addr.byte
+
+#define     buffer0_c0sbs   c0sbs_addr.b.buffer0    /* CAN0 message slot buffer 0 */
+#define     buffer1_c0sbs   c0sbs_addr.b.buffer1    /* CAN0 message slot buffer 1 */
+
+#define     c1sbs       c1sbs_addr.byte
+
+#define     buffer0_c1sbs   c1sbs_addr.b.buffer0    /* CAN1 message slot buffer 0 */
+#define     buffer1_c1sbs   c1sbs_addr.b.buffer1    /* CAN1 message slot buffer 1 */
+
+/*------------------------------------------------------
+    CAN0/1 message slot buffer
+------------------------------------------------------*/
+union{
+    struct{
+        char    sidh;                   /* Standard-ID register [10:6] */
+        char    sidl;                   /* Standard-ID register [5:0] */
+        char    eidh;                   /* Extended-ID register [17:14] */
+        char    eidm;                   /* Extended-ID register [13:6] */
+        char    eidl;                   /* Extended-ID register [5:0] */
+        char    dlc;                    /* Data length code */
+        char    data[8];                /* Data(8byte) */
+        char    tsh;                    /* Time stamp register(High) */
+        char    tsl;                    /* Time stamp register(Low) */
+    } ba;
+    char byte[16];
+    short word[8];
+}c0slot[2],c0slot0,c0slot1,
+ c1slot[2],c1slot0,c1slot1;
+
+/*-------------------------------------------------------
+     CAN0/1 acceptance filter support register
+-------------------------------------------------------*/
+union{
+    struct{
+        char    low;            /* Low  8 bit */
+        char    high;           /* High 8 bit */
+    }byte;
+    unsigned short  word;
+}c0afs_addr, c1afs_addr;
+
+#define     c0afs           c0afs_addr.word
+#define     c0afsl          c0afs_addr.byte.low
+#define     c0afsh          c0afs_addr.byte.high
+
+#define     c1afs           c1afs_addr.word
+#define     c1afsl          c1afs_addr.byte.low
+#define     c1afsh          c1afs_addr.byte.high
+
Index: branch/DUBOIS/sp4a3/sp4a3_kalman.cbp
===================================================================
--- branch/DUBOIS/sp4a3/sp4a3_kalman.cbp	(nonexistent)
+++ branch/DUBOIS/sp4a3/sp4a3_kalman.cbp	(revision 541)
@@ -0,0 +1,49 @@
+<?xml version="1.0" encoding="UTF-8" standalone="yes" ?>
+<CodeBlocks_project_file>
+	<FileVersion major="1" minor="6" />
+	<Project>
+		<Option title="sp4a3_kalman" />
+		<Option pch_mode="2" />
+		<Option compiler="gcc" />
+		<Build>
+			<Target title="Debug">
+				<Option output="./test_kalman" prefix_auto="1" extension_auto="1" />
+				<Option object_output="." />
+				<Option type="1" />
+				<Option compiler="gcc" />
+				<Option parameters="debug" />
+				<Compiler>
+					<Add option="-g" />
+				</Compiler>
+			</Target>
+			<Target title="Release">
+				<Option output="./test_kalman" prefix_auto="1" extension_auto="1" />
+				<Option object_output="." />
+				<Option type="1" />
+				<Option compiler="gcc" />
+				<Compiler>
+					<Add option="-O2" />
+				</Compiler>
+				<Linker>
+					<Add option="-s" />
+				</Linker>
+			</Target>
+		</Build>
+		<Compiler>
+			<Add option="-Wall" />
+		</Compiler>
+		<Unit filename="sp4a3_kalman.c">
+			<Option compilerVar="CC" />
+		</Unit>
+		<Unit filename="sp4a3_kalman_extra.c">
+			<Option compilerVar="CC" />
+		</Unit>
+		<Unit filename="sp4a3_kalman_extra.h" />
+		<Extensions>
+			<code_completion />
+			<envvars />
+			<debugger />
+			<lib_finder disable_auto="1" />
+		</Extensions>
+	</Project>
+</CodeBlocks_project_file>
Index: branch/DUBOIS/sp4a3/sp4a3_kalman_extra.c
===================================================================
--- branch/DUBOIS/sp4a3/sp4a3_kalman_extra.c	(nonexistent)
+++ branch/DUBOIS/sp4a3/sp4a3_kalman_extra.c	(revision 541)
@@ -0,0 +1,36 @@
+#include <stdlib.h>
+#include <stdio.h>
+#include <math.h>
+
+
+#define error(a) _error(__LINE__,a)
+void _error(int l,char * r){
+	printf("Erreur Ligne (%d) : %s",l,r);
+	exit(1);
+}
+
+int debug=1;
+void _Plot_Mat(int n,int m,double in[n][m], const char* name){
+	int i,j;
+	if (!debug)	return;
+	printf("\n%s[%d][%d]\n",name,n,m);
+	for (i=0;i<n;i++)
+	{
+		for (j=0;j<m;j++)
+			printf("%f\t",in[i][j]);
+		printf("\n");
+	}
+}
+
+#define Equal_Mat_Mat(Mat_A,Mat_B) _Equal_Mat_Mat(sizeof(Mat_A)/sizeof(Mat_A[0]),sizeof(Mat_A[0])/sizeof(Mat_A[0][0]),Mat_A,sizeof(Mat_B)/sizeof(Mat_B[0]),sizeof(Mat_B[0])/sizeof(Mat_B[0][0]),Mat_B)
+int _Equal_Mat_Mat(int na,int ma,double A[na][ma],int nb,int mb,double B[nb][mb]){
+	int i,j;
+	if (na!=nb) return 0;
+	if (ma!=mb) return 0;
+	for(i=0;i<na;i++)
+		for(j=0;j<ma;j++){
+			if (fabs(A[i][j]-B[i][j])>1e-6)
+				return 0;
+		}
+	return 1;
+}
Index: branch/DUBOIS/sp4a3/vitesse_reelle.dat
===================================================================
--- branch/DUBOIS/sp4a3/vitesse_reelle.dat	(nonexistent)
+++ branch/DUBOIS/sp4a3/vitesse_reelle.dat	(revision 541)
@@ -0,0 +1,1926 @@
+120000.100000	0.000000
+120000.200000	0.000000
+120000.300000	0.000000
+120000.400000	0.000000
+120000.500000	0.000000
+120000.600000	0.000000
+120000.700000	0.000000
+120000.800000	0.000000
+120000.900000	0.000000
+120001.000000	0.000000
+120001.100000	0.000000
+120001.200000	0.000000
+120001.300000	0.000000
+120001.400000	0.000000
+120001.500000	0.000000
+120001.600000	0.000000
+120001.700000	0.000000
+120001.800000	0.000000
+120001.900000	0.000000
+120002.000000	0.000000
+120002.100000	0.000000
+120002.200000	0.000000
+120002.300000	0.000000
+120002.400000	0.000000
+120002.500000	0.000000
+120002.600000	0.000000
+120002.700000	0.000000
+120002.800000	0.000000
+120002.900000	0.000000
+120003.000000	0.000000
+120003.100000	0.000000
+120003.200000	0.000000
+120003.300000	0.000000
+120003.400000	0.000000
+120003.500000	0.000000
+120003.600000	0.000000
+120003.700000	0.000000
+120003.800000	0.000000
+120003.900000	0.000000
+120004.000000	0.000000
+120004.100000	0.000000
+120004.200000	0.000000
+120004.300000	0.000000
+120004.400000	0.000000
+120004.500000	0.000000
+120004.600000	0.000000
+120004.700000	0.000000
+120004.800000	0.000000
+120004.900000	0.000000
+120005.000000	0.000000
+120005.100000	0.000000
+120005.200000	0.000000
+120005.300000	0.000000
+120005.400000	0.000000
+120005.500000	0.000000
+120005.600000	0.000000
+120005.700000	0.000000
+120005.800000	0.000000
+120005.900000	0.000000
+120006.000000	0.000000
+120006.100000	0.000000
+120006.200000	0.000000
+120006.300000	0.000000
+120006.400000	0.000000
+120006.500000	0.000000
+120006.600000	0.000000
+120006.700000	0.000000
+120006.800000	0.000000
+120006.900000	0.000000
+120007.000000	0.000000
+120007.100000	0.000000
+120007.200000	0.000000
+120007.300000	0.000000
+120007.400000	0.000000
+120007.500000	0.000000
+120007.600000	0.000000
+120007.700000	0.000000
+120007.800000	0.000000
+120007.900000	0.000000
+120008.000000	0.000000
+120008.100000	0.000000
+120008.200000	0.000000
+120008.300000	0.000000
+120008.400000	0.000000
+120008.500000	0.000000
+120008.600000	0.000000
+120008.700000	0.000000
+120008.800000	0.000000
+120008.900000	0.000000
+120009.000000	0.000000
+120009.100000	0.000000
+120009.200000	0.000000
+120009.300000	0.000000
+120009.400000	0.000000
+120009.500000	0.000000
+120009.600000	0.000000
+120009.700000	0.000000
+120009.800000	0.000000
+120009.900000	0.000000
+120010.000000	0.000000
+120010.100000	0.000000
+120010.200000	0.000000
+120010.300000	0.000000
+120010.400000	0.000000
+120010.500000	0.000000
+120010.600000	0.000000
+120010.700000	0.000000
+120010.800000	0.000000
+120010.900000	0.000000
+120011.000000	0.000000
+120011.100000	0.000000
+120011.200000	0.000000
+120011.300000	0.000000
+120011.400000	0.000000
+120011.500000	0.000000
+120011.600000	0.000000
+120011.700000	0.000000
+120011.800000	0.000000
+120011.900000	0.000000
+120012.000000	0.000000
+120012.100000	0.000000
+120012.200000	0.000000
+120012.300000	0.000000
+120012.400000	0.000000
+120012.500000	0.000000
+120012.600000	0.000000
+120012.700000	0.000000
+120012.800000	0.000000
+120012.900000	0.000000
+120013.000000	0.000000
+120013.100000	0.000000
+120013.200000	0.000000
+120013.300000	0.000000
+120013.400000	0.000000
+120013.500000	0.000000
+120013.600000	0.000000
+120013.700000	0.000000
+120013.800000	0.000000
+120013.900000	0.000000
+120014.000000	0.000000
+120014.100000	0.000000
+120014.200000	0.000000
+120014.300000	0.000000
+120014.400000	0.000000
+120014.500000	0.000000
+120014.600000	0.000000
+120014.700000	0.000000
+120014.800000	0.000000
+120014.900000	0.000000
+120015.000000	0.000000
+120015.100000	0.000000
+120015.200000	0.000000
+120015.300000	0.000000
+120015.400000	0.000000
+120015.500000	0.000000
+120015.600000	0.000000
+120015.700000	0.000000
+120015.800000	0.000000
+120015.900000	0.000000
+120016.000000	0.000000
+120016.100000	0.000000
+120016.200000	0.000000
+120016.300000	0.000000
+120016.400000	0.000000
+120016.500000	0.000000
+120016.600000	0.000000
+120016.700000	0.000000
+120016.800000	0.000000
+120016.900000	0.000000
+120017.000000	0.000000
+120017.100000	0.000000
+120017.200000	0.000000
+120017.300000	0.000000
+120017.400000	0.000000
+120017.500000	0.000000
+120017.600000	0.000000
+120017.700000	0.000000
+120017.800000	0.000000
+120017.900000	0.000000
+120018.000000	0.000000
+120018.100000	0.133414
+120018.200000	0.000000
+120018.300000	0.000000
+120018.400000	0.186168
+120018.500000	0.000000
+120018.600000	0.133414
+120018.700000	0.133414
+120018.800000	0.186168
+120018.900000	0.133414
+120019.000000	0.133414
+120019.100000	0.186168
+120019.200000	0.186168
+120019.300000	0.133414
+120019.400000	0.296744
+120019.500000	0.186168
+120019.600000	0.296744
+120019.700000	0.186168
+120019.800000	0.372337
+120019.900000	0.186168
+120020.000000	0.372337
+120020.100000	0.296744
+120020.200000	0.372337
+120020.300000	0.296744
+120020.400000	0.372337
+120020.500000	0.296744
+120020.600000	0.477108
+120020.700000	0.296744
+120020.800000	0.420777
+120020.900000	0.400243
+120021.000000	0.420777
+120021.100000	0.420777
+120021.200000	0.420777
+120021.300000	0.420777
+120021.400000	0.420777
+120021.500000	0.477107
+120021.600000	0.477107
+120021.700000	0.477107
+120021.800000	0.660699
+120021.900000	0.558505
+120022.000000	0.558505
+120022.100000	0.660699
+120022.200000	0.558505
+120022.300000	0.593487
+120022.400000	0.660699
+120022.500000	0.593487
+120022.600000	0.660699
+120022.700000	0.660699
+120022.800000	0.593486
+120022.900000	0.660699
+120023.000000	0.660699
+120023.100000	0.772474
+120023.200000	0.660699
+120023.300000	0.660699
+120023.400000	0.772474
+120023.500000	0.772474
+120023.600000	0.744674
+120023.700000	0.772474
+120023.800000	0.772474
+120023.900000	0.660699
+120024.000000	0.772474
+120024.100000	0.890229
+120024.200000	0.772474
+120024.300000	0.715834
+120024.400000	0.810945
+120024.500000	0.841552
+120024.600000	0.810944
+120024.700000	0.679588
+120024.800000	0.810944
+120024.900000	0.969329
+120025.000000	0.810944
+120025.100000	0.841551
+120025.200000	0.841551
+120025.300000	0.942878
+120025.400000	0.841551
+120025.500000	0.969328
+120025.600000	0.969328
+120025.700000	0.942877
+120025.800000	0.969327
+120025.900000	0.969327
+120026.000000	0.969327
+120026.100000	0.969327
+120026.200000	1.011875
+120026.300000	1.011875
+120026.400000	1.068601
+120026.500000	1.137385
+120026.600000	1.137385
+120026.700000	1.137385
+120026.800000	1.137385
+120026.900000	1.137385
+120027.000000	1.249252
+120027.100000	1.137385
+120027.200000	1.249251
+120027.300000	1.137385
+120027.400000	1.249251
+120027.500000	1.137384
+120027.600000	1.249251
+120027.700000	1.321395
+120027.800000	1.249251
+120027.900000	1.249251
+120028.000000	1.321395
+120028.100000	1.249250
+120028.200000	1.321394
+120028.300000	1.431316
+120028.400000	1.249250
+120028.500000	1.321394
+120028.600000	1.431315
+120028.700000	1.249250
+120028.800000	1.431315
+120028.900000	1.431315
+120029.000000	1.321394
+120029.100000	1.431315
+120029.200000	1.431315
+120029.300000	1.431314
+120029.400000	1.431314
+120029.500000	1.431314
+120029.600000	1.431314
+120029.700000	1.431314
+120029.800000	1.483704
+120029.900000	1.364991
+120030.000000	1.483704
+120030.100000	1.431655
+120030.200000	1.431655
+120030.300000	1.483703
+120030.400000	1.483702
+120030.500000	1.483702
+120030.600000	1.544937
+120030.700000	1.614314
+120030.800000	1.544937
+120030.900000	1.661506
+120031.000000	1.544936
+120031.100000	1.544936
+120031.200000	1.604724
+120031.300000	1.604724
+120031.400000	1.604723
+120031.500000	1.544935
+120031.600000	1.661504
+120031.700000	1.661504
+120031.800000	1.661503
+120031.900000	1.604722
+120032.000000	1.604721
+120032.100000	1.604721
+120032.200000	1.683079
+120032.300000	1.727569
+120032.400000	1.556722
+120032.500000	1.727568
+120032.600000	1.727567
+120032.700000	1.604719
+120032.800000	1.840959
+120032.900000	1.726200
+120033.000000	1.840959
+120033.100000	1.797962
+120033.200000	1.840958
+120033.300000	1.840958
+120033.400000	1.840958
+120033.500000	1.780433
+120033.600000	1.851873
+120033.700000	1.780432
+120033.800000	1.851872
+120033.900000	1.810438
+120034.000000	1.810438
+120034.100000	1.810437
+120034.200000	1.777543
+120034.300000	1.810436
+120034.400000	1.851869
+120034.500000	1.851869
+120034.600000	1.977364
+120034.700000	1.901284
+120034.800000	1.958076
+120034.900000	1.851867
+120035.000000	2.023716
+120035.100000	1.810431
+120035.200000	1.977361
+120035.300000	1.977360
+120035.400000	1.938609
+120035.500000	1.851863
+120035.600000	1.938608
+120035.700000	1.977358
+120035.800000	2.067448
+120035.900000	1.907923
+120036.000000	1.938605
+120036.100000	2.017920
+120036.200000	1.907920
+120036.300000	2.005346
+120036.400000	1.885696
+120036.500000	2.017917
+120036.600000	2.017916
+120036.700000	2.017916
+120036.800000	2.017915
+120036.900000	2.017914
+120037.000000	1.885692
+120037.100000	2.150280
+120037.200000	2.017911
+120037.300000	2.017911
+120037.400000	2.017910
+120037.500000	2.038691
+120037.600000	2.017908
+120037.700000	2.067433
+120037.800000	2.196818
+120037.900000	2.103811
+120038.000000	2.067431
+120038.100000	2.067430
+120038.200000	2.169785
+120038.300000	2.150269
+120038.400000	2.017901
+120038.500000	2.150268
+120038.600000	2.169781
+120038.700000	2.150266
+120038.800000	2.150265
+120038.900000	2.150264
+120039.000000	2.017896
+120039.100000	2.150262
+120039.200000	1.885675
+120039.300000	2.017894
+120039.400000	1.885673
+120039.500000	2.017892
+120039.600000	1.885672
+120039.700000	2.017890
+120039.800000	1.885670
+120039.900000	1.885669
+120040.000000	1.753629
+120040.100000	1.753628
+120040.200000	1.753628
+120040.300000	1.621812
+120040.400000	1.621811
+120040.500000	1.647597
+120040.600000	1.490278
+120040.700000	1.359111
+120040.800000	1.359111
+120040.900000	1.490277
+120041.000000	1.389779
+120041.100000	1.389779
+120041.200000	1.389779
+120041.300000	1.262274
+120041.400000	1.136125
+120041.500000	1.262273
+120041.600000	1.011840
+120041.700000	1.136124
+120041.800000	0.969284
+120041.900000	0.890199
+120042.000000	0.969284
+120042.100000	0.841515
+120042.200000	0.890199
+120042.300000	0.890199
+120042.400000	0.890199
+120042.500000	0.954193
+120042.600000	0.845408
+120042.700000	1.030649
+120042.800000	1.117011
+120042.900000	1.025643
+120043.000000	1.127450
+120043.100000	1.127450
+120043.200000	1.234531
+120043.300000	1.345627
+120043.400000	1.284732
+120043.500000	1.284733
+120043.600000	1.358796
+120043.700000	1.358796
+120043.800000	1.483381
+120043.900000	1.483381
+120044.000000	1.453078
+120044.100000	1.563924
+120044.200000	1.434588
+120044.300000	1.693339
+120044.400000	1.563924
+120044.500000	1.558224
+120044.600000	1.693339
+120044.700000	1.693339
+120044.800000	1.563924
+120044.900000	1.693339
+120045.000000	1.734870
+120045.100000	1.709031
+120045.200000	1.580901
+120045.300000	1.734870
+120045.400000	1.861460
+120045.500000	1.709031
+120045.600000	1.734869
+120045.700000	1.861460
+120045.800000	1.709030
+120045.900000	1.861459
+120046.000000	1.861459
+120046.100000	1.861459
+120046.200000	1.837401
+120046.300000	1.861459
+120046.400000	1.861459
+120046.500000	2.019552
+120046.600000	1.861458
+120046.700000	1.936435
+120046.800000	1.936435
+120046.900000	1.815081
+120047.000000	1.929158
+120047.100000	1.868231
+120047.200000	1.929158
+120047.300000	1.868231
+120047.400000	1.929158
+120047.500000	1.868230
+120047.600000	1.929157
+120047.700000	1.929157
+120047.800000	1.868229
+120047.900000	2.043747
+120048.000000	1.929156
+120048.100000	1.929156
+120048.200000	1.986337
+120048.300000	1.929156
+120048.400000	2.043746
+120048.500000	1.929155
+120048.600000	2.043746
+120048.700000	1.986336
+120048.800000	2.043745
+120048.900000	1.929154
+120049.000000	2.043745
+120049.100000	2.043744
+120049.200000	2.043744
+120049.300000	2.043744
+120049.400000	2.043744
+120049.500000	2.043743
+120049.600000	2.043743
+120049.700000	2.043743
+120049.800000	2.043743
+120049.900000	2.043742
+120050.000000	2.043742
+120050.100000	2.043742
+120050.200000	2.043742
+120050.300000	2.160059
+120050.400000	2.108042
+120050.500000	2.043741
+120050.600000	2.043741
+120050.700000	2.160058
+120050.800000	2.108041
+120050.900000	2.160057
+120051.000000	2.043739
+120051.100000	2.108040
+120051.200000	2.160056
+120051.300000	2.160056
+120051.400000	2.108039
+120051.500000	2.160055
+120051.600000	2.108039
+120051.700000	2.220991
+120051.800000	2.108038
+120051.900000	2.108038
+120052.000000	2.071505
+120052.100000	2.071505
+120052.200000	2.178619
+120052.300000	1.967131
+120052.400000	2.151577
+120052.500000	2.051282
+120052.600000	1.954470
+120052.700000	2.047853
+120052.800000	2.047853
+120052.900000	1.959495
+120053.000000	1.959495
+120053.100000	1.982072
+120053.200000	1.982072
+120053.300000	1.908396
+120053.400000	2.021613
+120053.500000	1.908396
+120053.600000	1.901266
+120053.700000	1.958062
+120053.800000	1.851850
+120053.900000	2.023700
+120054.000000	1.810415
+120054.100000	1.938594
+120054.200000	1.938595
+120054.300000	1.907911
+120054.400000	1.885689
+120054.500000	1.885690
+120054.600000	2.005340
+120054.700000	1.872231
+120054.800000	2.001133
+120054.900000	1.872233
+120055.000000	2.005343
+120055.100000	1.885695
+120055.200000	2.017917
+120055.300000	2.017918
+120055.400000	1.885697
+120055.500000	2.017919
+120055.600000	2.005348
+120055.700000	2.005349
+120055.800000	2.001141
+120055.900000	2.005350
+120056.000000	2.001143
+120056.100000	2.001144
+120056.200000	2.134554
+120056.300000	2.005354
+120056.400000	2.017927
+120056.500000	2.038709
+120056.600000	2.067453
+120056.700000	2.196841
+120056.800000	2.103833
+120056.900000	2.147459
+120057.000000	2.147460
+120057.100000	2.147460
+120057.200000	2.272297
+120057.300000	2.147462
+120057.400000	2.231116
+120057.500000	2.231117
+120057.600000	2.196848
+120057.700000	2.196849
+120057.800000	2.169822
+120057.900000	2.169823
+120058.000000	2.169824
+120058.100000	2.282802
+120058.200000	2.150312
+120058.300000	2.271699
+120058.400000	2.138521
+120058.500000	2.267987
+120058.600000	2.138523
+120058.700000	2.271703
+120058.800000	2.150318
+120058.900000	2.271705
+120059.000000	2.150320
+120059.100000	2.150321
+120059.200000	2.150322
+120059.300000	2.138530
+120059.400000	2.150324
+120059.500000	2.138531
+120059.600000	2.150326
+120059.700000	2.138533
+120059.800000	2.271714
+120059.900000	2.150329
+120060.000000	2.138536
+120060.100000	2.282823
+120060.200000	2.150332
+120060.300000	2.138539
+120060.400000	2.282826
+120060.500000	2.138541
+120060.600000	2.282828
+120060.700000	2.169849
+120060.800000	2.282830
+120060.900000	2.301221
+120061.000000	2.196879
+120061.100000	2.169853
+120061.200000	2.301224
+120061.300000	2.169855
+120061.400000	2.301226
+120061.500000	2.169857
+120061.600000	2.282838
+120061.700000	2.301229
+120061.800000	2.150347
+120061.900000	2.282842
+120062.000000	2.271738
+120062.100000	2.271739
+120062.200000	2.150351
+120062.300000	2.282846
+120062.400000	2.301236
+120062.500000	2.169866
+120062.600000	2.301238
+120062.700000	2.196894
+120062.800000	2.326741
+120062.900000	2.231163
+120063.000000	2.359124
+120063.100000	2.272345
+120063.200000	2.443379
+120063.300000	2.272346
+120063.400000	2.320072
+120063.500000	2.373947
+120063.600000	2.373948
+120063.700000	2.373949
+120063.800000	2.373949
+120063.900000	2.254741
+120064.000000	2.443385
+120064.100000	2.272352
+120064.200000	2.272353
+120064.300000	2.359136
+120064.400000	2.231176
+120064.500000	2.326757
+120064.600000	2.196911
+120064.700000	2.301259
+120064.800000	2.282872
+120064.900000	2.150377
+120065.000000	2.150378
+120065.100000	2.268056
+120065.200000	2.271771
+120065.300000	2.138589
+120065.400000	2.138590
+120065.500000	2.138591
+120065.600000	2.282880
+120065.700000	2.169896
+120065.800000	2.169897
+120065.900000	2.196923
+120066.000000	2.231189
+120066.100000	2.231190
+120066.200000	2.231191
+120066.300000	2.231192
+120066.400000	2.147528
+120066.500000	2.272371
+120066.600000	2.231194
+120066.700000	2.103910
+120066.800000	2.272374
+120066.900000	2.197966
+120067.000000	2.254759
+120067.100000	2.351318
+120067.200000	2.331491
+120067.300000	2.351318
+120067.400000	2.331491
+120067.500000	2.351319
+120067.600000	2.351319
+120067.700000	2.432376
+120067.800000	2.351319
+120067.900000	2.351319
+120068.000000	2.351320
+120068.100000	2.351320
+120068.200000	2.166581
+120068.300000	2.274791
+120068.400000	2.203262
+120068.500000	2.197975
+120068.600000	2.077232
+120068.700000	2.197976
+120068.800000	2.147543
+120068.900000	2.147544
+120069.000000	2.147544
+120069.100000	2.147545
+120069.200000	2.196950
+120069.300000	2.103928
+120069.400000	2.169928
+120069.500000	2.067557
+120069.600000	2.169930
+120069.700000	2.150420
+120069.800000	2.038821
+120069.900000	2.150422
+120070.000000	2.150423
+120070.100000	2.169934
+120070.200000	2.018047
+120070.300000	2.038826
+120070.400000	2.150426
+120070.500000	2.038827
+120070.600000	2.018051
+120070.700000	2.138638
+120070.800000	2.138639
+120070.900000	2.001276
+120071.000000	2.150432
+120071.100000	2.005485
+120071.200000	2.150434
+120071.300000	2.150435
+120071.400000	2.169946
+120071.500000	2.169947
+120071.600000	2.038836
+120071.700000	2.231234
+120071.800000	2.103946
+120071.900000	2.197996
+120072.000000	2.023812
+120072.100000	2.197997
+120072.200000	2.254787
+120072.300000	2.197998
+120072.400000	2.317467
+120072.500000	2.137253
+120072.600000	2.317468
+120072.700000	2.274806
+120072.800000	2.385574
+120072.900000	2.274806
+120073.000000	2.317470
+120073.100000	2.317471
+120073.200000	2.254792
+120073.300000	2.254793
+120073.400000	2.320141
+120073.500000	2.198006
+120073.600000	2.272423
+120073.700000	2.272424
+120073.800000	2.231251
+120073.900000	2.231251
+120074.000000	2.196990
+120074.100000	2.196991
+120074.200000	2.231254
+120074.300000	2.196993
+120074.400000	2.301350
+120074.500000	2.169973
+120074.600000	2.196996
+120074.700000	2.169975
+120074.800000	2.282968
+120074.900000	2.150468
+120075.000000	2.150469
+120075.100000	2.005520
+120075.200000	1.867893
+120075.300000	2.001315
+120075.400000	1.867894
+120075.500000	1.734474
+120075.600000	1.872403
+120075.700000	1.601054
+120075.800000	1.606311
+120075.900000	1.606311
+120076.000000	1.490430
+120076.100000	1.647755
+120076.200000	1.604802
+120076.300000	1.604802
+120076.400000	1.604803
+120076.500000	1.727664
+120076.600000	1.604803
+120076.700000	1.727665
+120076.800000	1.544991
+120076.900000	1.604804
+120077.000000	1.544992
+120077.100000	1.544992
+120077.200000	1.431354
+120077.300000	1.365044
+120077.400000	1.365044
+120077.500000	1.321421
+120077.600000	1.249289
+120077.700000	1.187016
+120077.800000	1.137410
+120077.900000	1.068638
+120078.000000	1.068638
+120078.100000	0.954237
+120078.200000	0.772497
+120078.300000	0.954237
+120078.400000	0.772497
+120078.500000	0.772497
+120078.600000	0.660711
+120078.700000	0.660711
+120078.800000	0.593509
+120078.900000	0.744674
+120079.000000	0.558505
+120079.100000	0.558505
+120079.200000	0.744674
+120079.300000	0.655689
+120079.400000	0.701880
+120079.500000	0.762655
+120079.600000	0.701880
+120079.700000	0.875827
+120079.800000	0.790354
+120079.900000	0.947211
+120080.000000	0.918588
+120080.100000	0.918588
+120080.200000	0.918588
+120080.300000	1.038681
+120080.400000	0.908846
+120080.500000	1.038681
+120080.600000	1.047216
+120080.700000	1.047216
+120080.800000	1.047216
+120080.900000	1.047216
+120081.000000	1.168517
+120081.100000	1.047216
+120081.200000	1.168517
+120081.300000	1.176109
+120081.400000	1.168517
+120081.500000	1.168517
+120081.600000	1.176109
+120081.700000	1.305189
+120081.800000	1.176109
+120081.900000	1.198598
+120082.000000	1.325490
+120082.100000	1.198598
+120082.200000	1.305189
+120082.300000	1.325490
+120082.400000	1.305189
+120082.500000	1.305189
+120082.600000	1.452902
+120082.700000	1.434405
+120082.800000	1.305189
+120082.900000	1.452901
+120083.000000	1.452901
+120083.100000	1.325489
+120083.200000	1.452901
+120083.300000	1.580707
+120083.400000	1.452901
+120083.500000	1.434405
+120083.600000	1.563723
+120083.700000	1.563723
+120083.800000	1.563723
+120083.900000	1.563723
+120084.000000	1.563723
+120084.100000	1.693121
+120084.200000	1.563723
+120084.300000	1.708819
+120084.400000	1.693121
+120084.500000	1.693121
+120084.600000	1.693121
+120084.700000	1.693121
+120084.800000	1.693121
+120084.900000	1.822581
+120085.000000	1.708819
+120085.100000	1.822580
+120085.200000	1.693120
+120085.300000	1.822580
+120085.400000	1.822580
+120085.500000	1.822580
+120085.600000	1.947525
+120085.700000	1.817690
+120085.800000	1.947525
+120085.900000	1.817690
+120086.000000	1.952090
+120086.100000	1.965721
+120086.200000	1.952090
+120086.300000	1.965721
+120086.400000	1.952090
+120086.500000	1.952090
+120086.600000	2.081641
+120086.700000	1.947525
+120086.800000	2.081641
+120086.900000	1.947526
+120087.000000	2.081641
+120087.100000	2.077361
+120087.200000	2.081641
+120087.300000	2.207196
+120087.400000	2.081641
+120087.500000	2.207196
+120087.600000	2.077361
+120087.700000	2.211225
+120087.800000	2.211225
+120087.900000	2.207196
+120088.000000	2.211225
+120088.100000	2.207196
+120088.200000	2.207196
+120088.300000	2.337031
+120088.400000	2.207196
+120088.500000	2.340836
+120088.600000	2.211225
+120088.700000	2.340836
+120088.800000	2.340836
+120088.900000	2.352216
+120089.000000	2.470472
+120089.100000	2.340837
+120089.200000	2.340837
+120089.300000	2.481257
+120089.400000	2.371061
+120089.500000	2.481257
+120089.600000	2.371061
+120089.700000	2.499129
+120089.800000	2.397195
+120089.900000	2.397195
+120090.000000	2.397196
+120090.100000	2.397196
+120090.200000	2.397196
+120090.300000	2.430384
+120090.400000	2.470341
+120090.500000	2.430384
+120090.600000	2.396665
+120090.700000	2.470342
+120090.800000	2.396666
+120090.900000	2.396666
+120091.000000	2.569248
+120091.100000	2.335540
+120091.200000	2.451741
+120091.300000	2.399453
+120091.400000	2.399453
+120091.500000	2.468928
+120091.600000	2.468928
+120091.700000	2.360727
+120091.800000	2.438619
+120091.900000	2.438619
+120092.000000	2.336237
+120092.100000	2.336237
+120092.200000	2.236706
+120092.300000	2.326432
+120092.400000	2.234021
+120092.500000	2.326432
+120092.600000	2.234021
+120092.700000	2.331498
+120092.800000	2.246812
+120092.900000	2.246812
+120093.000000	2.166600
+120093.100000	2.166600
+120093.200000	2.274816
+120093.300000	2.166599
+120093.400000	2.203291
+120093.500000	2.254805
+120093.600000	2.137267
+120093.700000	2.198017
+120093.800000	2.077268
+120093.900000	2.198016
+120094.000000	2.103970
+120094.100000	2.272433
+120094.200000	2.103968
+120094.300000	2.196996
+120094.400000	2.067597
+120094.500000	2.196995
+120094.600000	2.169972
+120094.700000	2.150462
+120094.800000	2.282962
+120094.900000	2.150460
+120095.000000	2.138668
+120095.100000	2.268142
+120095.200000	2.134721
+120095.300000	2.271853
+120095.400000	2.150455
+120095.500000	2.282954
+120095.600000	2.150453
+120095.700000	2.271849
+120095.800000	2.134715
+120095.900000	2.271847
+120096.000000	2.282949
+120096.100000	2.150448
+120096.200000	2.282947
+120096.300000	2.301333
+120096.400000	2.169955
+120096.500000	2.301331
+120096.600000	2.150443
+120096.700000	2.282942
+120096.800000	2.282941
+120096.900000	2.271836
+120097.000000	2.268122
+120097.100000	2.268121
+120097.200000	2.271833
+120097.300000	2.271832
+120097.400000	2.271831
+120097.500000	2.271830
+120097.600000	2.268115
+120097.700000	2.271828
+120097.800000	2.138640
+120097.900000	2.301316
+120098.000000	2.282928
+120098.100000	2.301314
+120098.200000	2.301313
+120098.300000	2.326810
+120098.400000	2.359188
+120098.500000	2.359187
+120098.600000	2.272397
+120098.700000	2.359185
+120098.800000	2.272395
+120098.900000	2.398163
+120099.000000	2.272394
+120099.100000	2.398161
+120099.200000	2.272392
+120099.300000	2.320113
+120099.400000	2.373983
+120099.500000	2.373983
+120099.600000	2.433595
+120099.700000	2.433594
+120099.800000	2.385558
+120099.900000	2.568408
+120100.000000	2.458641
+120100.100000	2.568407
+120100.200000	2.458640
+120100.300000	2.385556
+120100.400000	2.385556
+120100.500000	2.433590
+120100.600000	2.373976
+120100.700000	2.373975
+120100.800000	2.320102
+120100.900000	2.320101
+120101.000000	2.320101
+120101.100000	2.398145
+120101.200000	2.231199
+120101.300000	2.359161
+120101.400000	2.196932
+120101.500000	2.326780
+120101.600000	2.326779
+120101.700000	2.301278
+120101.800000	2.301277
+120101.900000	2.282888
+120102.000000	2.271783
+120102.100000	2.271782
+120102.200000	2.401483
+120102.300000	2.268066
+120102.400000	2.268065
+120102.500000	2.282882
+120102.600000	2.404986
+120102.700000	2.282880
+120102.800000	2.301267
+120102.900000	2.301266
+120103.000000	2.301265
+120103.100000	2.326764
+120103.200000	2.487678
+120103.300000	2.359142
+120103.400000	2.398124
+120103.500000	2.272358
+120103.600000	2.398122
+120103.700000	2.398121
+120103.800000	2.398120
+120103.900000	2.272354
+120104.000000	2.398118
+120104.100000	2.398117
+120104.200000	2.359134
+120104.300000	2.359133
+120104.400000	2.359132
+120104.500000	2.326750
+120104.600000	2.487663
+120104.700000	2.359129
+120104.800000	2.359128
+120104.900000	2.326745
+120105.000000	2.359126
+120105.100000	2.487658
+120105.200000	2.359124
+120105.300000	2.359123
+120105.400000	2.487655
+120105.500000	2.326739
+120105.600000	2.359120
+120105.700000	2.398103
+120105.800000	2.487651
+120105.900000	2.398101
+120106.000000	2.320062
+120106.100000	2.443370
+120106.200000	2.443369
+120106.300000	2.373936
+120106.400000	2.551382
+120106.500000	2.433553
+120106.600000	2.433553
+120106.700000	2.498502
+120106.800000	2.568377
+120106.900000	2.568377
+120107.000000	2.498500
+120107.100000	2.498500
+120107.200000	2.433549
+120107.300000	2.433549
+120107.400000	2.551376
+120107.500000	2.373928
+120107.600000	2.433547
+120107.700000	2.498497
+120107.800000	2.498496
+120107.900000	2.568373
+120108.000000	2.498495
+120108.100000	2.568372
+120108.200000	2.433543
+120108.300000	2.433543
+120108.400000	2.433542
+120108.500000	2.433542
+120108.600000	2.551368
+120108.700000	2.385519
+120108.800000	2.568369
+120108.900000	2.568368
+120109.000000	2.536245
+120109.100000	2.568368
+120109.200000	2.536245
+120109.300000	2.536244
+120109.400000	2.536244
+120109.500000	2.458607
+120109.600000	2.568366
+120109.700000	2.458607
+120109.800000	2.642779
+120109.900000	2.536243
+120110.000000	2.536243
+120110.100000	2.618021
+120110.200000	2.606358
+120110.300000	2.703564
+120110.400000	2.618020
+120110.500000	2.517514
+120110.600000	2.618020
+120110.700000	2.642776
+120110.800000	2.536241
+120110.900000	2.458603
+120111.000000	2.568360
+120111.100000	2.385509
+120111.200000	2.498480
+120111.300000	2.498479
+120111.400000	2.433525
+120111.500000	2.373903
+120111.600000	2.433524
+120111.700000	2.373902
+120111.800000	2.320021
+120111.900000	2.443324
+120112.000000	2.272291
+120112.100000	2.398049
+120112.200000	2.398048
+120112.300000	2.272288
+120112.400000	2.326674
+120112.500000	2.359058
+120112.600000	2.301169
+120112.700000	2.326671
+120112.800000	2.301167
+120112.900000	2.282775
+120113.000000	2.282774
+120113.100000	2.271667
+120113.200000	2.271666
+120113.300000	2.267950
+120113.400000	2.271664
+120113.500000	2.404865
+120113.600000	2.267947
+120113.700000	2.271660
+120113.800000	2.271659
+120113.900000	2.282764
+120114.000000	2.415353
+120114.100000	2.301153
+120114.200000	2.301152
+120114.300000	2.301151
+120114.400000	2.301150
+120114.500000	2.282758
+120114.600000	2.271650
+120114.700000	2.267935
+120114.800000	2.401342
+120114.900000	2.267933
+120115.000000	2.271646
+120115.100000	2.271645
+120115.200000	2.138468
+120115.300000	2.138467
+120115.400000	2.005321
+120115.500000	2.005320
+120115.600000	2.005319
+120115.700000	1.885672
+120115.800000	1.872210
+120115.900000	1.739148
+120116.000000	1.739148
+120116.100000	1.606143
+120116.200000	1.621813
+120116.300000	1.606142
+120116.400000	1.490280
+120116.500000	1.473210
+120116.600000	1.340374
+120116.700000	1.340373
+120116.800000	1.200662
+120116.900000	1.340373
+120117.000000	1.228427
+120117.100000	1.228426
+120117.200000	1.359110
+120117.300000	1.262274
+120117.400000	1.308192
+120117.500000	1.308191
+120117.600000	1.308191
+120117.700000	1.364960
+120117.800000	1.249224
+120117.900000	1.249224
+120118.000000	1.321377
+120118.100000	1.137366
+120118.200000	1.137366
+120118.300000	1.137366
+120118.400000	1.216173
+120118.500000	1.030649
+120118.600000	1.030649
+120118.700000	0.930842
+120118.800000	0.930842
+120118.900000	1.030649
+120119.000000	1.025643
+120119.100000	1.025643
+120119.200000	0.944335
+120119.300000	1.127450
+120119.400000	1.167857
+120119.500000	1.167857
+120119.600000	1.284732
+120119.700000	1.235296
+120119.800000	1.235296
+120119.900000	1.358796
+120120.000000	1.325647
+120120.100000	1.325647
+120120.200000	1.453077
+120120.300000	1.434588
+120120.400000	1.434588
+120120.500000	1.558223
+120120.600000	1.428371
+120120.700000	1.558223
+120120.800000	1.563923
+120120.900000	1.563923
+120121.000000	1.453077
+120121.100000	1.693338
+120121.200000	1.580901
+120121.300000	1.580901
+120121.400000	1.563923
+120121.500000	1.709030
+120121.600000	1.709030
+120121.700000	1.608798
+120121.800000	1.709030
+120121.900000	1.647061
+120122.000000	1.608798
+120122.100000	1.770409
+120122.200000	1.734868
+120122.300000	1.770409
+120122.400000	1.647061
+120122.500000	1.770408
+120122.600000	1.861458
+120122.700000	1.770408
+120122.800000	1.770408
+120122.900000	1.894625
+120123.000000	1.770407
+120123.100000	1.894624
+120123.200000	1.894624
+120123.300000	1.894624
+120123.400000	1.894624
+120123.500000	1.894624
+120123.600000	2.019549
+120123.700000	1.894623
+120123.800000	1.894623
+120123.900000	2.019549
+120124.000000	1.894623
+120124.100000	2.019548
+120124.200000	1.936432
+120124.300000	2.019548
+120124.400000	2.019548
+120124.500000	2.058822
+120124.600000	2.019547
+120124.700000	2.019547
+120124.800000	2.058821
+120124.900000	2.019546
+120125.000000	2.019546
+120125.100000	2.058821
+120125.200000	2.019546
+120125.300000	2.182073
+120125.400000	2.058820
+120125.500000	2.058820
+120125.600000	2.105827
+120125.700000	2.105827
+120125.800000	1.936429
+120125.900000	2.043745
+120126.000000	2.043744
+120126.100000	1.929154
+120126.200000	1.997146
+120126.300000	1.888666
+120126.400000	1.997146
+120126.500000	2.071508
+120126.600000	1.888666
+120126.700000	1.997145
+120126.800000	1.997145
+120126.900000	1.888665
+120127.000000	2.071508
+120127.100000	1.997144
+120127.200000	1.997144
+120127.300000	2.071507
+120127.400000	1.997144
+120127.500000	2.071507
+120127.600000	1.997143
+120127.700000	2.071506
+120127.800000	1.997143
+120127.900000	2.071506
+120128.000000	1.997142
+120128.100000	2.071506
+120128.200000	2.071505
+120128.300000	1.997142
+120128.400000	2.151578
+120128.500000	1.967131
+120128.600000	2.071505
+120128.700000	2.051282
+120128.800000	1.954470
+120128.900000	1.954470
+120129.000000	2.047853
+120129.100000	1.959495
+120129.200000	1.959495
+120129.300000	1.875969
+120129.400000	1.982072
+120129.500000	1.908395
+120129.600000	1.908395
+120129.700000	1.958061
+120129.800000	1.958061
+120129.900000	1.901266
+120130.000000	1.901266
+120130.100000	1.851849
+120130.200000	1.810414
+120130.300000	1.938593
+120130.400000	1.938593
+120130.500000	1.885687
+120130.600000	1.907911
+120130.700000	1.872228
+120130.800000	1.872229
+120130.900000	1.872230
+120131.000000	2.001131
+120131.100000	1.872231
+120131.200000	1.867724
+120131.300000	2.001133
+120131.400000	2.005343
+120131.500000	1.867726
+120131.600000	2.005344
+120131.700000	2.001137
+120131.800000	1.872237
+120131.900000	2.001138
+120132.000000	2.005348
+120132.100000	2.001140
+120132.200000	2.005349
+120132.300000	2.001142
+120132.400000	2.005351
+120132.500000	2.005352
+120132.600000	2.001144
+120132.700000	2.005353
+120132.800000	2.005354
+120132.900000	2.134557
+120133.000000	2.005356
+120133.100000	2.005357
+120133.200000	2.134559
+120133.300000	2.001150
+120133.400000	2.134561
+120133.500000	2.005360
+120133.600000	2.150303
+120133.700000	2.138510
+120133.800000	2.169818
+120133.900000	2.038717
+120134.000000	2.169820
+120134.100000	2.169821
+120134.200000	2.169822
+120134.300000	2.196851
+120134.400000	2.038721
+120134.500000	2.169825
+120134.600000	2.196853
+120134.700000	2.169827
+120134.800000	2.196855
+120134.900000	2.169828
+120135.000000	2.326700
+120135.100000	2.169830
+120135.200000	2.150318
+120135.300000	2.138525
+120135.400000	2.138526
+120135.500000	2.134582
+120135.600000	2.134582
+120135.700000	2.138529
+120135.800000	2.001173
+120135.900000	2.134585
+120136.000000	2.138532
+120136.100000	2.138533
+120136.200000	2.005385
+120136.300000	2.138535
+120136.400000	2.134590
+120136.500000	2.138537
+120136.600000	2.138538
+120136.700000	2.138539
+120136.800000	2.138540
+120136.900000	2.134595
+120137.000000	2.271722
+120137.100000	2.138542
+120137.200000	2.138543
+120137.300000	2.138544
+120137.400000	2.268012
+120137.500000	2.138546
+120137.600000	2.271728
+120137.700000	2.138548
+120137.800000	2.271730
+120137.900000	2.138550
+120138.000000	2.282838
+120138.100000	2.138552
+120138.200000	2.271735
+120138.300000	2.138554
+120138.400000	2.268023
+120138.500000	2.134611
+120138.600000	2.271739
+120138.700000	2.138558
+120138.800000	2.150352
+120138.900000	2.301236
+120139.000000	2.196893
+120139.100000	2.196893
+120139.200000	2.359121
+120139.300000	2.272342
+120139.400000	2.272343
+120139.500000	2.320069
+120139.600000	2.398109
+120139.700000	2.272345
+120139.800000	2.326746
+120139.900000	2.231167
+120140.000000	2.326748
+120140.100000	2.196903
+120140.200000	2.359131
+120140.300000	2.359132
+120140.400000	2.359133
+120140.500000	2.231172
+120140.600000	2.359134
+120140.700000	2.398118
+120140.800000	2.359136
+120140.900000	2.196910
+120141.000000	2.326757
+120141.100000	2.301259
+120141.200000	2.301260
+120141.300000	2.301261
+120141.400000	2.282873
+120141.500000	2.282874
+120141.600000	2.282875
+120141.700000	2.271772
+120141.800000	2.268059
+120141.900000	2.271774
+120142.000000	2.271775
+120142.100000	2.268063
+120142.200000	2.271777
+120142.300000	2.271778
+120142.400000	2.268066
+120142.500000	2.271780
+120142.600000	2.134652
+120142.700000	2.271783
+120142.800000	2.138599
+120142.900000	2.196928
+120143.000000	2.231194
+120143.100000	2.147530
+120143.200000	2.147530
+120143.300000	2.320097
+120143.400000	2.147532
+120143.500000	2.147532
+120143.600000	2.231199
+120143.700000	2.067541
+120143.800000	2.169912
+120143.900000	2.103916
+120144.000000	2.103916
+120144.100000	2.067544
+120144.200000	2.196939
+120144.300000	2.067546
+120144.400000	2.150406
+120144.500000	2.018031
+120144.600000	2.138616
+120144.700000	2.138617
+120144.800000	2.134673
+120144.900000	2.001257
+120145.000000	2.134675
+120145.100000	2.138621
+120145.200000	2.138622
+120145.300000	2.150415
+120145.400000	2.169926
+120145.500000	2.169927
+120145.600000	2.169928
+120145.700000	2.169929
+120145.800000	2.196953
+120145.900000	2.169931
+120146.000000	2.169932
+120146.100000	2.196956
+120146.200000	2.169933
+120146.300000	2.169934
+120146.400000	2.196959
+120146.500000	2.038826
+120146.600000	2.169937
+120146.700000	2.169938
+120146.800000	2.038828
+120146.900000	2.169940
+120147.000000	2.169941
+120147.100000	2.169942
+120147.200000	2.169943
+120147.300000	2.169943
+120147.400000	2.169944
+120147.500000	2.301321
+120147.600000	2.169946
+120147.700000	2.169947
+120147.800000	2.326822
+120147.900000	2.196972
+120148.000000	2.326824
+120148.100000	2.196974
+120148.200000	2.359204
+120148.300000	2.196976
+120148.400000	2.326828
+120148.500000	2.326829
+120148.600000	2.169956
+120148.700000	2.326831
+120148.800000	2.282948
+120148.900000	2.301336
+120149.000000	2.271847
+120149.100000	2.271848
+120149.200000	2.271849
+120149.300000	2.271850
+120149.400000	2.405065
+120149.500000	2.268139
+120149.600000	2.271853
+120149.700000	2.271854
+120149.800000	2.405070
+120149.900000	2.271857
+120150.000000	2.271858
+120150.100000	2.282962
+120150.200000	2.138671
+120150.300000	2.138672
+120150.400000	2.138673
+120150.500000	2.005516
+120150.600000	2.138675
+120150.700000	2.018087
+120150.800000	2.138677
+120150.900000	1.867891
+120151.000000	2.005520
+120151.100000	1.872400
+120151.200000	2.038867
+120151.300000	1.908074
+120151.400000	1.938750
+120151.500000	1.938751
+120151.600000	1.977492
+120151.700000	1.938752
+120151.800000	1.851984
+120151.900000	2.023836
+120152.000000	1.851985
+120152.100000	1.841032
+120152.200000	1.661572
+120152.300000	1.726259
+120152.400000	1.614355
+120152.500000	1.690859
+120152.600000	1.690859
+120152.700000	1.675516
+120152.800000	1.675516
+120152.900000	1.675516
+120153.000000	1.773578
+120153.100000	1.768514
+120153.200000	1.680779
+120153.300000	1.782981
+120153.400000	1.768514
+120153.500000	1.782981
+120153.600000	1.706458
+120153.700000	1.706458
+120153.800000	1.706458
+120153.900000	1.706458
+120154.000000	1.706458
+120154.100000	1.637247
+120154.200000	1.751655
+120154.300000	1.751654
+120154.400000	1.751654
+120154.500000	1.814912
+120154.600000	1.814912
+120154.700000	1.814912
+120154.800000	1.894422
+120154.900000	1.936246
+120155.000000	2.019330
+120155.100000	1.988235
+120155.200000	1.988235
+120155.300000	1.988235
+120155.400000	2.115573
+120155.500000	1.965724
+120155.600000	2.223270
+120155.700000	2.094431
+120155.800000	2.081643
+120155.900000	2.211227
+120156.000000	2.207198
+120156.100000	2.211227
+120156.200000	2.207198
+120156.300000	2.207198
+120156.400000	2.337033
+120156.500000	2.211226
+120156.600000	2.337033
+120156.700000	2.207197
+120156.800000	2.340838
+120156.900000	2.352217
+120157.000000	2.340838
+120157.100000	2.223269
+120157.200000	2.352217
+120157.300000	2.371061
+120157.400000	2.371061
+120157.500000	2.352217
+120157.600000	2.352216
+120157.700000	2.481257
+120157.800000	2.481257
+120157.900000	2.352216
+120158.000000	2.470471
+120158.100000	2.466866
+120158.200000	2.600126
+120158.300000	2.466866
+120158.400000	2.600126
+120158.500000	2.470471
+120158.600000	2.600126
+120158.700000	2.481256
+120158.800000	2.610375
+120158.900000	2.610375
+120159.000000	2.499127
+120159.100000	2.627368
+120159.200000	2.627368
+120159.300000	2.610374
+120159.400000	2.755758
+120159.500000	2.610374
+120159.600000	2.729796
+120159.700000	2.600124
+120159.800000	2.729796
+120159.900000	2.859483
+120160.000000	2.726534
+120160.100000	2.726534
+120160.200000	2.859483
+120160.300000	2.729796
+120160.400000	2.868806
+120160.500000	2.739561
+120160.600000	2.868807
+120160.700000	2.739561
+120160.800000	2.778276
+120160.900000	2.755759
+120161.000000	2.755759
+120161.100000	2.778276
+120161.200000	2.778277
+120161.300000	2.681025
+120161.400000	2.778277
+120161.500000	2.555478
+120161.600000	2.555479
+120161.700000	2.430382
+120161.800000	2.555479
+120161.900000	2.470340
+120162.000000	2.470340
+120162.100000	2.470340
+120162.200000	2.470341
+120162.300000	2.516745
+120162.400000	2.569247
+120162.500000	2.396666
+120162.600000	2.512699
+120162.700000	2.451741
+120162.800000	2.512700
+120162.900000	2.399452
+120163.000000	2.579126
+120163.100000	2.360726
+120163.200000	2.543508
+120163.300000	2.360727
+120163.400000	2.438619
+120163.500000	2.438619
+120163.600000	2.336236
+120163.700000	2.326432
+120163.800000	2.326432
+120163.900000	2.336237
+120164.000000	2.326432
+120164.100000	2.234021
+120164.200000	2.331498
+120164.300000	2.234021
+120164.400000	2.331498
+120164.500000	2.246812
+120164.600000	2.246812
+120164.700000	2.274816
+120164.800000	2.274816
+120164.900000	2.203291
+120165.000000	2.137268
+120165.100000	2.203291
+120165.200000	2.198018
+120165.300000	2.198017
+120165.400000	2.198016
+120165.500000	2.198016
+120165.600000	2.103970
+120165.700000	2.272433
+120165.800000	2.103968
+120165.900000	2.196996
+120166.000000	2.196996
+120166.100000	2.169973
+120166.200000	2.038859
+120166.300000	2.282963
+120166.400000	2.150461
+120166.500000	2.138669
+120166.600000	2.138668
+120166.700000	2.268142
+120166.800000	2.138666
+120166.900000	2.138665
+120167.000000	2.282956
+120167.100000	2.169964
+120167.200000	2.169963
+120167.300000	2.326836
+120167.400000	2.196983
+120167.500000	2.169960
+120167.600000	2.282949
+120167.700000	2.150448
+120167.800000	2.282947
+120167.900000	2.150446
+120168.000000	2.282945
+120168.100000	2.271841
+120168.200000	2.134707
+120168.300000	2.268125
+120168.400000	2.271837
+120168.500000	2.271836
+120168.600000	2.150439
+120168.700000	2.282938
+120168.800000	2.271833
+120168.900000	2.271832
+120169.000000	2.268118
+120169.100000	2.271830
+120169.200000	2.271829
+120169.300000	2.268114
+120169.400000	2.271827
+120169.500000	2.271826
+120169.600000	2.282928
+120169.700000	2.301314
+120169.800000	2.301313
+120169.900000	2.326810
+120170.000000	2.196959
+120170.100000	2.359187
+120170.200000	2.359186
+120170.300000	2.359185
+120170.400000	2.272395
+120170.500000	2.398163
+120170.600000	2.231217
+120170.700000	2.359181
+120170.800000	2.272392
+120170.900000	2.326801
+120171.000000	2.326800
+120171.100000	2.301300
+120171.200000	2.282911
+120171.300000	2.282910
+120171.400000	2.282909
+120171.500000	2.301296
+120171.600000	2.359173
+120171.700000	2.359172
+120171.800000	2.272384
+120171.900000	2.398151
+120172.000000	2.272382
+120172.100000	2.359168
+120172.200000	2.326788
+120172.300000	2.326787
+120172.400000	2.282899
+120172.500000	2.282898
+120172.600000	2.282897
+120172.700000	2.271791
+120172.800000	2.271790
+120172.900000	2.268076
+120173.000000	2.404998
+120173.100000	2.271787
+120173.200000	2.271786
+120173.300000	2.282889
+120173.400000	2.432872
+120173.500000	2.301275
+120173.600000	2.301274
+120173.700000	2.359152
+120173.800000	2.457001
+120173.900000	2.359150
+120174.000000	2.398132
+120174.100000	2.359149
+120174.200000	2.320087
+120174.300000	2.398129
+120174.400000	2.443396
+120174.500000	2.494608
+120174.600000	2.373958
+120174.700000	2.494606
+120174.800000	2.433573
+120174.900000	2.551403
+120175.000000	2.433572
+120175.100000	2.498518
+120175.200000	2.498518
+120175.300000	2.568391
+120175.400000	2.498517
+120175.500000	2.498516
+120175.600000	2.498516
+120175.700000	2.433568
+120175.800000	2.551397
+120175.900000	2.373950
+120176.000000	2.494597
+120176.100000	2.320073
+120176.200000	2.398112
+120176.300000	2.398112
+120176.400000	2.231167
+120176.500000	2.359126
+120176.600000	2.326744
+120176.700000	2.326743
+120176.800000	2.326742
+120176.900000	2.432834
+120177.000000	2.301239
+120177.100000	2.301238
+120177.200000	2.282848
+120177.300000	2.271742
+120177.400000	2.271741
+120177.500000	2.268026
+120177.600000	2.401438
+120177.700000	2.271737
+120177.800000	2.271736
+120177.900000	2.271735
+120178.000000	2.404941
+120178.100000	2.268019
+120178.200000	2.268018
+120178.300000	2.271731
+120178.400000	2.415429
+120178.500000	2.301223
+120178.600000	2.282833
+120178.700000	2.301221
+120178.800000	2.326722
+120178.900000	2.196877
+120179.000000	2.326720
+120179.100000	2.359101
+120179.200000	2.272323
+120179.300000	2.398084
+120179.400000	2.272321
+120179.500000	2.272321
+120179.600000	2.373924
+120179.700000	2.320046
+120179.800000	2.433543
+120179.900000	2.317405
+120180.000000	2.433541
+120180.100000	2.385519
+120180.200000	2.498491
+120180.300000	2.458609
+120180.400000	2.458609
+120180.500000	2.536245
+120180.600000	2.536245
+120180.700000	2.618022
+120180.800000	2.536244
+120180.900000	2.432360
+120181.000000	2.458607
+120181.100000	2.498487
+120181.200000	2.317399
+120181.300000	2.373914
+120181.400000	2.433534
+120181.500000	2.433533
+120181.600000	2.385513
+120181.700000	2.498484
+120181.800000	2.458605
+120181.900000	2.568362
+120182.000000	2.536241
+120182.100000	2.432358
+120182.200000	2.618020
+120182.300000	2.618019
+120182.400000	2.517513
+120182.500000	2.536240
+120182.600000	2.458602
+120182.700000	2.458602
+120182.800000	2.458601
+120182.900000	2.385508
+120183.000000	2.385508
+120183.100000	2.433524
+120183.200000	2.254699
+120183.300000	2.433523
+120183.400000	2.254698
+120183.500000	2.320020
+120183.600000	2.320019
+120183.700000	2.272289
+120183.800000	2.197895
+120183.900000	2.231104
+120184.000000	2.231103
+120184.100000	2.196832
+120184.200000	2.196831
+120184.300000	2.301168
+120184.400000	2.169801
+120184.500000	2.150285
+120184.600000	2.282774
+120184.700000	2.150284
+120184.800000	2.271666
+120184.900000	2.134542
+120185.000000	2.267949
+120185.100000	2.138485
+120185.200000	2.271661
+120185.300000	2.267946
+120185.400000	2.267945
+120185.500000	2.138481
+120185.600000	2.282763
+120185.700000	2.301154
+120185.800000	2.282761
+120185.900000	2.282760
+120186.000000	2.271653
+120186.100000	2.271652
+120186.200000	2.267936
+120186.300000	2.271650
+120186.400000	2.267934
+120186.500000	2.271647
+120186.600000	2.282753
+120186.700000	2.282752
+120186.800000	2.301142
+120186.900000	2.169777
+120187.000000	2.169776
+120187.100000	2.038676
+120187.200000	2.038675
+120187.300000	2.038674
+120187.400000	1.907895
+120187.500000	1.907894
+120187.600000	1.753630
+120187.700000	1.810401
+120187.800000	1.647600
+120187.900000	1.683036
+120188.000000	1.518302
+120188.100000	1.556685
+120188.200000	1.518301
+120188.300000	1.389781
+120188.400000	1.389781
+120188.500000	1.262275
+120188.600000	1.262275
+120188.700000	1.136126
+120188.800000	1.262275
+120188.900000	1.011841
+120189.000000	1.136126
+120189.100000	0.841516
+120189.200000	1.011840
+120189.300000	0.841516
+120189.400000	0.841516
+120189.500000	0.715806
+120189.600000	0.715806
+120189.700000	0.593466
+120189.800000	0.549198
+120189.900000	0.593466
+120190.000000	0.420758
+120190.100000	0.477097
+120190.200000	0.420758
+120190.300000	0.296733
+120190.400000	0.186168
+120190.500000	0.186168
+120190.600000	0.186168
+120190.700000	0.000000
+120190.800000	0.000000
+120190.900000	0.000000
+120191.000000	0.000000
+120191.100000	0.000000
+120191.200000	0.000000
+120191.300000	0.000000
+120191.400000	0.000000
+120191.500000	0.000000
+120191.600000	0.000000
+120191.700000	0.000000
+120191.800000	0.000000
+120191.900000	0.000000
+120192.000000	0.000000
+120192.100000	0.000000
+120192.200000	0.000000
+120192.300000	0.000000
+120192.400000	0.000000
+120192.500000	0.000000
+120192.600000	0.000000
Index: branch/DUBOIS/sp4a3/sp4a3_kalman_extra.h
===================================================================
--- branch/DUBOIS/sp4a3/sp4a3_kalman_extra.h	(nonexistent)
+++ branch/DUBOIS/sp4a3/sp4a3_kalman_extra.h	(revision 541)
@@ -0,0 +1,11 @@
+
+#define error(a) _error(__LINE__,a)
+void _error(int l,char * r);
+
+#define Plot_Mat(Mat,titre) _Plot_Mat(sizeof(Mat)/sizeof(Mat[0]),sizeof(Mat[0])/sizeof(Mat[0][0]),Mat,titre)
+void _Plot_Mat(int n,int m,double in[n][m], const char* name);
+
+#define Equal_Mat_Mat(Mat_A,Mat_B) _Equal_Mat_Mat(sizeof(Mat_A)/sizeof(Mat_A[0]),sizeof(Mat_A[0])/sizeof(Mat_A[0][0]),Mat_A,sizeof(Mat_B)/sizeof(Mat_B[0]),sizeof(Mat_B[0])/sizeof(Mat_B[0][0]),Mat_B)
+int _Equal_Mat_Mat(int na,int ma,double A[na][ma],int nb,int mb,double B[nb][mb]);
+
+extern int debug;
Index: branch/DUBOIS/sp4a3/pos_t_x_y.dat
===================================================================
--- branch/DUBOIS/sp4a3/pos_t_x_y.dat	(nonexistent)
+++ branch/DUBOIS/sp4a3/pos_t_x_y.dat	(revision 541)
@@ -0,0 +1,1927 @@
+120000.000000	4457236.878699	239855.348075
+120000.100000	4457236.589278	239858.021502
+120000.200000	4457238.915257	239856.854518
+120000.300000	4457238.323824	239855.959269
+120000.400000	4457236.717758	239854.080226
+120000.500000	4457234.641110	239855.669997
+120000.600000	4457234.700553	239854.794745
+120000.700000	4457237.567373	239854.179346
+120000.800000	4457238.714001	239856.648956
+120000.900000	4457237.974630	239855.824360
+120001.000000	4457238.639171	239854.270623
+120001.100000	4457237.870674	239853.614882
+120001.200000	4457240.102941	239855.251075
+120001.300000	4457236.953025	239856.469603
+120001.400000	4457236.579537	239853.481971
+120001.500000	4457236.075774	239856.739587
+120001.600000	4457241.073852	239853.228075
+120001.700000	4457233.886716	239855.698563
+120001.800000	4457239.466328	239854.792292
+120001.900000	4457241.190146	239856.094828
+120002.000000	4457236.756233	239857.656315
+120002.100000	4457237.532768	239857.627310
+120002.200000	4457238.135582	239854.490038
+120002.300000	4457236.869455	239856.792501
+120002.400000	4457236.306865	239854.334848
+120002.500000	4457235.645392	239856.570955
+120002.600000	4457236.719449	239857.814265
+120002.700000	4457235.019579	239857.404243
+120002.800000	4457236.483874	239855.291046
+120002.900000	4457237.799313	239857.795122
+120003.000000	4457235.278773	239856.911103
+120003.100000	4457236.215646	239855.219679
+120003.200000	4457239.148003	239858.853358
+120003.300000	4457236.704879	239858.905249
+120003.400000	4457237.429189	239856.174125
+120003.500000	4457234.038386	239852.296539
+120003.600000	4457238.320381	239853.649294
+120003.700000	4457235.914506	239856.245948
+120003.800000	4457237.905084	239853.146005
+120003.900000	4457238.356653	239854.825717
+120004.000000	4457239.776588	239855.389902
+120004.100000	4457236.887742	239854.257517
+120004.200000	4457235.325712	239855.827058
+120004.300000	4457240.088387	239856.817800
+120004.400000	4457239.753625	239854.036524
+120004.500000	4457237.781332	239852.330822
+120004.600000	4457236.831937	239858.077812
+120004.700000	4457238.442146	239858.000667
+120004.800000	4457238.222511	239853.147391
+120004.900000	4457235.625050	239857.005382
+120005.000000	4457238.778291	239855.537713
+120005.100000	4457237.693062	239857.333341
+120005.200000	4457237.110610	239855.639726
+120005.300000	4457238.120804	239860.449499
+120005.400000	4457236.596511	239853.721865
+120005.500000	4457238.420590	239857.881396
+120005.600000	4457237.120415	239856.345313
+120005.700000	4457238.527011	239853.819227
+120005.800000	4457233.993614	239855.126185
+120005.900000	4457231.338151	239852.351766
+120006.000000	4457237.006585	239856.158167
+120006.100000	4457237.297577	239858.271167
+120006.200000	4457241.106903	239851.209833
+120006.300000	4457237.601454	239859.854216
+120006.400000	4457238.153371	239860.250891
+120006.500000	4457237.482386	239853.162971
+120006.600000	4457236.083277	239853.939973
+120006.700000	4457236.431388	239856.881431
+120006.800000	4457239.774052	239855.499676
+120006.900000	4457236.964452	239854.983257
+120007.000000	4457236.733145	239855.918004
+120007.100000	4457236.051540	239857.097559
+120007.200000	4457236.692489	239856.334446
+120007.300000	4457235.636375	239856.056373
+120007.400000	4457238.873460	239857.297116
+120007.500000	4457237.813921	239857.197546
+120007.600000	4457235.805289	239859.298868
+120007.700000	4457237.864818	239856.360899
+120007.800000	4457236.511217	239857.978307
+120007.900000	4457238.152909	239855.344551
+120008.000000	4457241.792762	239853.760755
+120008.100000	4457236.745418	239854.639647
+120008.200000	4457239.680750	239856.194027
+120008.300000	4457238.746896	239859.366834
+120008.400000	4457239.100144	239857.863663
+120008.500000	4457238.198531	239856.674301
+120008.600000	4457236.828577	239855.309674
+120008.700000	4457238.817964	239855.011680
+120008.800000	4457239.501651	239854.678330
+120008.900000	4457237.275489	239859.142861
+120009.000000	4457236.512290	239861.683309
+120009.100000	4457237.600193	239858.523427
+120009.200000	4457236.483721	239855.519162
+120009.300000	4457239.220384	239855.825626
+120009.400000	4457240.574918	239857.472531
+120009.500000	4457239.298304	239858.570817
+120009.600000	4457239.675780	239857.111690
+120009.700000	4457237.489346	239854.587526
+120009.800000	4457239.239211	239859.842751
+120009.900000	4457237.343023	239857.986979
+120010.000000	4457234.555736	239858.064911
+120010.100000	4457234.614969	239859.162554
+120010.200000	4457237.747316	239857.126772
+120010.300000	4457234.831871	239855.692129
+120010.400000	4457237.423688	239859.637385
+120010.500000	4457237.473907	239857.234848
+120010.600000	4457234.803960	239854.700751
+120010.700000	4457237.743140	239855.646556
+120010.800000	4457233.891207	239854.299690
+120010.900000	4457238.952623	239856.887135
+120011.000000	4457236.798900	239855.404488
+120011.100000	4457236.734678	239857.071089
+120011.200000	4457239.738668	239857.953792
+120011.300000	4457236.639553	239858.713190
+120011.400000	4457234.279956	239856.221868
+120011.500000	4457235.879138	239855.418525
+120011.600000	4457235.391199	239859.032878
+120011.700000	4457239.707954	239858.564735
+120011.800000	4457237.495119	239855.748336
+120011.900000	4457233.378036	239851.524239
+120012.000000	4457235.927386	239856.481814
+120012.100000	4457234.876793	239854.193737
+120012.200000	4457237.691665	239859.058731
+120012.300000	4457237.459254	239854.569755
+120012.400000	4457235.012638	239858.744551
+120012.500000	4457235.862644	239856.098323
+120012.600000	4457235.716833	239855.143249
+120012.700000	4457234.868704	239854.944241
+120012.800000	4457236.690112	239856.988968
+120012.900000	4457239.211961	239859.760262
+120013.000000	4457239.218020	239855.682191
+120013.100000	4457240.493760	239852.615946
+120013.200000	4457237.225737	239855.384270
+120013.300000	4457237.847125	239855.136506
+120013.400000	4457233.547050	239855.118597
+120013.500000	4457237.003519	239854.861944
+120013.600000	4457237.275027	239858.910613
+120013.700000	4457239.309870	239852.884571
+120013.800000	4457235.758349	239859.286456
+120013.900000	4457237.666910	239854.992072
+120014.000000	4457236.482669	239859.607086
+120014.100000	4457238.808522	239857.593682
+120014.200000	4457236.576560	239857.215630
+120014.300000	4457235.444930	239857.239115
+120014.400000	4457234.505773	239856.876786
+120014.500000	4457237.261455	239856.387989
+120014.600000	4457237.234054	239856.487729
+120014.700000	4457235.714028	239858.607501
+120014.800000	4457235.148874	239856.073407
+120014.900000	4457237.772410	239856.148158
+120015.000000	4457238.484387	239857.903019
+120015.100000	4457237.202801	239857.034027
+120015.200000	4457238.741933	239852.096736
+120015.300000	4457237.678199	239857.534312
+120015.400000	4457239.735535	239856.386727
+120015.500000	4457236.000411	239855.520394
+120015.600000	4457235.461691	239857.250284
+120015.700000	4457237.654539	239856.643334
+120015.800000	4457237.002418	239852.685217
+120015.900000	4457235.413912	239853.178681
+120016.000000	4457238.200820	239855.650858
+120016.100000	4457239.300366	239856.071561
+120016.200000	4457236.473192	239852.466822
+120016.300000	4457241.199029	239853.588719
+120016.400000	4457238.425968	239854.307076
+120016.500000	4457239.042622	239855.207896
+120016.600000	4457236.628239	239857.078783
+120016.700000	4457234.373759	239856.887470
+120016.800000	4457236.845117	239855.055482
+120016.900000	4457237.494219	239852.486380
+120017.000000	4457237.465409	239858.142792
+120017.100000	4457237.952285	239860.206913
+120017.200000	4457232.449206	239857.547578
+120017.300000	4457238.410685	239856.506835
+120017.400000	4457235.832674	239855.234321
+120017.500000	4457236.925094	239858.772205
+120017.600000	4457234.036975	239856.167072
+120017.700000	4457236.605668	239853.895225
+120017.800000	4457233.929263	239855.942283
+120017.900000	4457235.034696	239857.820724
+120018.000000	4457234.089194	239854.695645
+120018.100000	4457236.217673	239858.242856
+120018.200000	4457233.079710	239858.682951
+120018.300000	4457234.281095	239854.317707
+120018.400000	4457239.094829	239857.030770
+120018.500000	4457237.428656	239856.050233
+120018.600000	4457241.691079	239860.063433
+120018.700000	4457235.886510	239855.145330
+120018.800000	4457239.413772	239855.431005
+120018.900000	4457238.940852	239854.538477
+120019.000000	4457239.076922	239854.629895
+120019.100000	4457241.397318	239859.833960
+120019.200000	4457237.671245	239856.887528
+120019.300000	4457239.867472	239857.684759
+120019.400000	4457239.809602	239859.318483
+120019.500000	4457237.347700	239857.418527
+120019.600000	4457239.820639	239857.486313
+120019.700000	4457236.303039	239857.736363
+120019.800000	4457238.645790	239856.677052
+120019.900000	4457236.896376	239860.098221
+120020.000000	4457240.852446	239857.701025
+120020.100000	4457240.008206	239855.121075
+120020.200000	4457241.394504	239858.437312
+120020.300000	4457238.052707	239857.234120
+120020.400000	4457238.508600	239859.249275
+120020.500000	4457240.823056	239858.082896
+120020.600000	4457242.422777	239860.936798
+120020.700000	4457241.671778	239861.872354
+120020.800000	4457245.297718	239855.945086
+120020.900000	4457242.306606	239860.793003
+120021.000000	4457243.561768	239861.328203
+120021.100000	4457242.708924	239861.182013
+120021.200000	4457242.891802	239860.902083
+120021.300000	4457243.392325	239859.331786
+120021.400000	4457241.876604	239859.219461
+120021.500000	4457246.821219	239855.063186
+120021.600000	4457245.884490	239860.806708
+120021.700000	4457244.034508	239864.519478
+120021.800000	4457243.044081	239861.922656
+120021.900000	4457241.908782	239861.250682
+120022.000000	4457247.694339	239864.686979
+120022.100000	4457250.818237	239862.942024
+120022.200000	4457247.888270	239861.198645
+120022.300000	4457247.945861	239863.969647
+120022.400000	4457248.584730	239862.615603
+120022.500000	4457251.341162	239864.082877
+120022.600000	4457249.789003	239864.465907
+120022.700000	4457251.708567	239863.646246
+120022.800000	4457254.819641	239866.440916
+120022.900000	4457250.268273	239863.542276
+120023.000000	4457248.185722	239865.506060
+120023.100000	4457254.067276	239864.923875
+120023.200000	4457252.630192	239869.889351
+120023.300000	4457252.923031	239868.236615
+120023.400000	4457253.553056	239869.231929
+120023.500000	4457251.658744	239869.815019
+120023.600000	4457257.713758	239871.560102
+120023.700000	4457258.619419	239866.898215
+120023.800000	4457257.527880	239869.305627
+120023.900000	4457260.090889	239870.967434
+120024.000000	4457257.581056	239871.296817
+120024.100000	4457259.618922	239870.580436
+120024.200000	4457257.911904	239876.677568
+120024.300000	4457261.466394	239870.045875
+120024.400000	4457258.964553	239872.666397
+120024.500000	4457262.200538	239871.593858
+120024.600000	4457261.156452	239873.606850
+120024.700000	4457263.981894	239876.146193
+120024.800000	4457264.044078	239875.303380
+120024.900000	4457265.044447	239869.341741
+120025.000000	4457262.735027	239874.843674
+120025.100000	4457265.537091	239874.749296
+120025.200000	4457269.217853	239874.231108
+120025.300000	4457263.969579	239872.835575
+120025.400000	4457270.681041	239875.696876
+120025.500000	4457269.866312	239872.240719
+120025.600000	4457271.457011	239876.067110
+120025.700000	4457271.143251	239873.489064
+120025.800000	4457271.465568	239875.520731
+120025.900000	4457270.843619	239875.685722
+120026.000000	4457272.268931	239873.143763
+120026.100000	4457274.464745	239882.290518
+120026.200000	4457276.581663	239876.803573
+120026.300000	4457278.944922	239878.094395
+120026.400000	4457278.969614	239879.299928
+120026.500000	4457280.149509	239876.279160
+120026.600000	4457280.588099	239879.692059
+120026.700000	4457279.996319	239879.447601
+120026.800000	4457283.886167	239878.192714
+120026.900000	4457281.862373	239881.470979
+120027.000000	4457285.349273	239885.756060
+120027.100000	4457285.512666	239881.776454
+120027.200000	4457286.200952	239882.761498
+120027.300000	4457286.685651	239881.920587
+120027.400000	4457286.566641	239886.678177
+120027.500000	4457286.775520	239885.537490
+120027.600000	4457290.307778	239885.674401
+120027.700000	4457290.090950	239884.875791
+120027.800000	4457292.892459	239892.138880
+120027.900000	4457292.959477	239888.602505
+120028.000000	4457293.337421	239886.556567
+120028.100000	4457294.038591	239892.844923
+120028.200000	4457296.552967	239892.001190
+120028.300000	4457297.046112	239892.850440
+120028.400000	4457297.061252	239894.577893
+120028.500000	4457301.012442	239894.833028
+120028.600000	4457302.650081	239895.280003
+120028.700000	4457301.287702	239891.229689
+120028.800000	4457300.894416	239895.228493
+120028.900000	4457305.073477	239894.295842
+120029.000000	4457303.702277	239898.537084
+120029.100000	4457304.641506	239898.030748
+120029.200000	4457309.221959	239901.529547
+120029.300000	4457304.177659	239901.165332
+120029.400000	4457309.398242	239898.283678
+120029.500000	4457311.399772	239900.703169
+120029.600000	4457310.841105	239898.299345
+120029.700000	4457309.504545	239903.035557
+120029.800000	4457314.949446	239907.090808
+120029.900000	4457315.689333	239903.745917
+120030.000000	4457314.872952	239904.989962
+120030.100000	4457317.267347	239904.339552
+120030.200000	4457314.521930	239907.088660
+120030.300000	4457322.381710	239905.264276
+120030.400000	4457321.029631	239908.863570
+120030.500000	4457321.786241	239907.293605
+120030.600000	4457322.336661	239909.272326
+120030.700000	4457323.886440	239912.793385
+120030.800000	4457327.502249	239911.244172
+120030.900000	4457326.567087	239913.593608
+120031.000000	4457328.524666	239908.100495
+120031.100000	4457334.751351	239911.586720
+120031.200000	4457326.839326	239913.122379
+120031.300000	4457334.144454	239912.860243
+120031.400000	4457333.232217	239915.986934
+120031.500000	4457335.411114	239915.952677
+120031.600000	4457338.183356	239918.188603
+120031.700000	4457337.047916	239921.633197
+120031.800000	4457338.948350	239923.387198
+120031.900000	4457343.717945	239919.396976
+120032.000000	4457344.638303	239923.948984
+120032.100000	4457344.681290	239924.060097
+120032.200000	4457348.877106	239921.702943
+120032.300000	4457352.425755	239923.682308
+120032.400000	4457349.254288	239921.456318
+120032.500000	4457350.137664	239924.383456
+120032.600000	4457352.176762	239923.043574
+120032.700000	4457353.866561	239927.253625
+120032.800000	4457355.529617	239925.214673
+120032.900000	4457360.022632	239927.721387
+120033.000000	4457354.435969	239928.689953
+120033.100000	4457361.705602	239929.143403
+120033.200000	4457361.610880	239927.102481
+120033.300000	4457364.530469	239933.386883
+120033.400000	4457362.592154	239931.873736
+120033.500000	4457366.510293	239933.109599
+120033.600000	4457368.101351	239935.384362
+120033.700000	4457367.044076	239935.205853
+120033.800000	4457371.133521	239937.215205
+120033.900000	4457371.647639	239938.199452
+120034.000000	4457374.197586	239932.645167
+120034.100000	4457374.671634	239934.667848
+120034.200000	4457379.631054	239937.361741
+120034.300000	4457380.582792	239940.046305
+120034.400000	4457381.287519	239942.925016
+120034.500000	4457385.201466	239939.494198
+120034.600000	4457386.134052	239937.515181
+120034.700000	4457390.883904	239940.426599
+120034.800000	4457388.959410	239938.340033
+120034.900000	4457388.615659	239944.257770
+120035.000000	4457391.024768	239945.238699
+120035.100000	4457396.056987	239943.274876
+120035.200000	4457399.118726	239944.754258
+120035.300000	4457394.540377	239946.603796
+120035.400000	4457396.464303	239947.381100
+120035.500000	4457399.519193	239950.337414
+120035.600000	4457400.420306	239949.127050
+120035.700000	4457404.878026	239947.006738
+120035.800000	4457405.714815	239947.408023
+120035.900000	4457406.930473	239950.679337
+120036.000000	4457409.374373	239954.018302
+120036.100000	4457410.910472	239947.440269
+120036.200000	4457415.206973	239951.805626
+120036.300000	4457415.587041	239948.515571
+120036.400000	4457414.842245	239951.609337
+120036.500000	4457419.621014	239953.342464
+120036.600000	4457421.632508	239954.726666
+120036.700000	4457425.169263	239951.342425
+120036.800000	4457427.208228	239955.111628
+120036.900000	4457426.999247	239955.740713
+120037.000000	4457428.548653	239956.175320
+120037.100000	4457431.775021	239955.979758
+120037.200000	4457436.020529	239952.831350
+120037.300000	4457434.291547	239957.496348
+120037.400000	4457439.057585	239951.948693
+120037.500000	4457437.472896	239955.698317
+120037.600000	4457442.831055	239953.423314
+120037.700000	4457442.940860	239956.685129
+120037.800000	4457445.076311	239956.531292
+120037.900000	4457450.276023	239962.231094
+120038.000000	4457448.586609	239963.043781
+120038.100000	4457450.869033	239961.817457
+120038.200000	4457452.073809	239961.606294
+120038.300000	4457455.881423	239961.932429
+120038.400000	4457460.667693	239964.202291
+120038.500000	4457459.296703	239963.555626
+120038.600000	4457461.515549	239960.621671
+120038.700000	4457465.018687	239966.166508
+120038.800000	4457463.690989	239961.264409
+120038.900000	4457471.365958	239966.581140
+120039.000000	4457469.748213	239965.587902
+120039.100000	4457474.672925	239963.062852
+120039.200000	4457471.676862	239965.561027
+120039.300000	4457476.213073	239963.705976
+120039.400000	4457479.330805	239965.040766
+120039.500000	4457477.332469	239968.012796
+120039.600000	4457481.452198	239971.190193
+120039.700000	4457482.433286	239964.803200
+120039.800000	4457484.581886	239969.594835
+120039.900000	4457486.198300	239969.959972
+120040.000000	4457492.071456	239966.072293
+120040.100000	4457492.969597	239970.115477
+120040.200000	4457489.566999	239965.854549
+120040.300000	4457491.363524	239968.930815
+120040.400000	4457498.687173	239969.784039
+120040.500000	4457498.271245	239971.205216
+120040.600000	4457498.482441	239969.414299
+120040.700000	4457501.931806	239974.972153
+120040.800000	4457506.138436	239967.778085
+120040.900000	4457505.220044	239966.889392
+120041.000000	4457503.401512	239976.579040
+120041.100000	4457503.472192	239971.840134
+120041.200000	4457504.756736	239971.949850
+120041.300000	4457507.629675	239972.023567
+120041.400000	4457508.131530	239975.721100
+120041.500000	4457512.006163	239973.784966
+120041.600000	4457508.732296	239974.023607
+120041.700000	4457512.269186	239972.870011
+120041.800000	4457516.040081	239975.483892
+120041.900000	4457514.663556	239976.796522
+120042.000000	4457515.142611	239975.871132
+120042.100000	4457509.283741	239976.462155
+120042.200000	4457513.238553	239977.890423
+120042.300000	4457517.458740	239978.027656
+120042.400000	4457519.241799	239977.352022
+120042.500000	4457518.017745	239975.946940
+120042.600000	4457517.738830	239978.238902
+120042.700000	4457518.709847	239978.461582
+120042.800000	4457516.419278	239980.142602
+120042.900000	4457519.765972	239980.998816
+120043.000000	4457521.929530	239980.884383
+120043.100000	4457519.541632	239984.206741
+120043.200000	4457521.645629	239982.009060
+120043.300000	4457524.173740	239986.361588
+120043.400000	4457522.569656	239985.561103
+120043.500000	4457525.860214	239987.114861
+120043.600000	4457525.113873	239989.686170
+120043.700000	4457526.272854	239987.799177
+120043.800000	4457524.264389	239992.261773
+120043.900000	4457522.835619	239991.353586
+120044.000000	4457527.450781	239993.697090
+120044.100000	4457526.129391	239997.259408
+120044.200000	4457526.281564	239999.939374
+120044.300000	4457524.102115	239997.098007
+120044.400000	4457524.710278	239998.496077
+120044.500000	4457527.314942	240005.233423
+120044.600000	4457523.441554	240003.983698
+120044.700000	4457523.877121	240006.597356
+120044.800000	4457527.886659	240006.571380
+120044.900000	4457527.277186	240010.672968
+120045.000000	4457523.956235	240013.642514
+120045.100000	4457526.309494	240009.782143
+120045.200000	4457524.311667	240014.174179
+120045.300000	4457524.230811	240014.255691
+120045.400000	4457521.461120	240020.292626
+120045.500000	4457525.230661	240018.285004
+120045.600000	4457521.046042	240020.700019
+120045.700000	4457520.108665	240021.290413
+120045.800000	4457521.900864	240024.880177
+120045.900000	4457523.795163	240028.519434
+120046.000000	4457519.448359	240025.459575
+120046.100000	4457518.841660	240026.421842
+120046.200000	4457519.615247	240033.029860
+120046.300000	4457521.653576	240034.774303
+120046.400000	4457521.110549	240036.232112
+120046.500000	4457513.634885	240035.866631
+120046.600000	4457515.538913	240039.768945
+120046.700000	4457517.369184	240041.842987
+120046.800000	4457517.305000	240038.592369
+120046.900000	4457512.943672	240045.742078
+120047.000000	4457512.224346	240046.897095
+120047.100000	4457513.066576	240045.598600
+120047.200000	4457513.334999	240047.340277
+120047.300000	4457511.667548	240052.935535
+120047.400000	4457514.210125	240051.754576
+120047.500000	4457509.687571	240055.605962
+120047.600000	4457508.883616	240056.810537
+120047.700000	4457508.864264	240058.448728
+120047.800000	4457504.942435	240056.180035
+120047.900000	4457502.284100	240061.070895
+120048.000000	4457502.250403	240059.348021
+120048.100000	4457503.299564	240063.704985
+120048.200000	4457503.597182	240062.275977
+120048.300000	4457504.846569	240067.447788
+120048.400000	4457501.970392	240066.305886
+120048.500000	4457497.870774	240073.879704
+120048.600000	4457496.268706	240068.835730
+120048.700000	4457498.301659	240072.880999
+120048.800000	4457497.105117	240075.235233
+120048.900000	4457492.588618	240072.931219
+120049.000000	4457492.273424	240077.380185
+120049.100000	4457495.376493	240078.885841
+120049.200000	4457494.331824	240082.508094
+120049.300000	4457490.519366	240086.635982
+120049.400000	4457487.805694	240087.200453
+120049.500000	4457492.794035	240088.551058
+120049.600000	4457486.470134	240089.995448
+120049.700000	4457484.636989	240091.727202
+120049.800000	4457489.355003	240094.637574
+120049.900000	4457485.660067	240095.365611
+120050.000000	4457484.667960	240095.279752
+120050.100000	4457481.651592	240096.871507
+120050.200000	4457481.881228	240101.256719
+120050.300000	4457479.638803	240101.071088
+120050.400000	4457476.690040	240103.771836
+120050.500000	4457479.853715	240109.552793
+120050.600000	4457481.681659	240107.514579
+120050.700000	4457479.392290	240109.976582
+120050.800000	4457470.526285	240108.474894
+120050.900000	4457474.321162	240113.191436
+120051.000000	4457475.625963	240115.463754
+120051.100000	4457472.084262	240114.917056
+120051.200000	4457473.535395	240117.020846
+120051.300000	4457470.676481	240119.387042
+120051.400000	4457468.884317	240119.097103
+120051.500000	4457467.733047	240123.650557
+120051.600000	4457465.082770	240124.328521
+120051.700000	4457464.261909	240126.454159
+120051.800000	4457460.171392	240126.962948
+120051.900000	4457465.783478	240134.596251
+120052.000000	4457462.425678	240132.740581
+120052.100000	4457459.421479	240135.214074
+120052.200000	4457462.044551	240136.224962
+120052.300000	4457459.820185	240136.067123
+120052.400000	4457454.660159	240139.959306
+120052.500000	4457458.612786	240140.296301
+120052.600000	4457451.658725	240139.997904
+120052.700000	4457448.822428	240141.737745
+120052.800000	4457449.469481	240145.673505
+120052.900000	4457447.569969	240143.495699
+120053.000000	4457445.492132	240145.444789
+120053.100000	4457446.448775	240148.259941
+120053.200000	4457443.869770	240146.150522
+120053.300000	4457442.268671	240153.054345
+120053.400000	4457441.396230	240154.541072
+120053.500000	4457437.509957	240152.388215
+120053.600000	4457434.322995	240151.546143
+120053.700000	4457434.426747	240151.153832
+120053.800000	4457433.486449	240154.185882
+120053.900000	4457434.456285	240156.592832
+120054.000000	4457428.246732	240152.145888
+120054.100000	4457428.473264	240156.973656
+120054.200000	4457426.909822	240155.317501
+120054.300000	4457425.796589	240155.678151
+120054.400000	4457423.661860	240154.450424
+120054.500000	4457420.182407	240156.467583
+120054.600000	4457420.853932	240155.207371
+120054.700000	4457417.300740	240155.118682
+120054.800000	4457413.621502	240157.033578
+120054.900000	4457412.664415	240152.626696
+120055.000000	4457411.341952	240157.671291
+120055.100000	4457407.288403	240158.147235
+120055.200000	4457408.921405	240155.898435
+120055.300000	4457408.555319	240155.144625
+120055.400000	4457406.292483	240157.036617
+120055.500000	4457404.864155	240155.679501
+120055.600000	4457399.142583	240150.729547
+120055.700000	4457396.825419	240157.790213
+120055.800000	4457396.812282	240151.347612
+120055.900000	4457391.232810	240152.368291
+120056.000000	4457393.211452	240154.648434
+120056.100000	4457391.158910	240150.711218
+120056.200000	4457387.777255	240152.863646
+120056.300000	4457384.664487	240149.753532
+120056.400000	4457385.791722	240152.451660
+120056.500000	4457380.592934	240151.465552
+120056.600000	4457382.272949	240153.175726
+120056.700000	4457379.240556	240152.693928
+120056.800000	4457374.601994	240150.294986
+120056.900000	4457377.251647	240145.825463
+120057.000000	4457369.308969	240147.963039
+120057.100000	4457367.080701	240149.103971
+120057.200000	4457364.954915	240147.394861
+120057.300000	4457366.392802	240147.744452
+120057.400000	4457363.005287	240141.642909
+120057.500000	4457358.553475	240144.503969
+120057.600000	4457359.938020	240143.963953
+120057.700000	4457356.708543	240142.383111
+120057.800000	4457357.765834	240142.389940
+120057.900000	4457352.414286	240142.342375
+120058.000000	4457351.154825	240140.495875
+120058.100000	4457347.265699	240136.860977
+120058.200000	4457344.721984	240141.408423
+120058.300000	4457343.613680	240138.359210
+120058.400000	4457343.548793	240141.593045
+120058.500000	4457340.500737	240141.283040
+120058.600000	4457333.673990	240140.157237
+120058.700000	4457331.506184	240139.437147
+120058.800000	4457332.453080	240140.091797
+120058.900000	4457330.165726	240140.982276
+120059.000000	4457326.912811	240139.500051
+120059.100000	4457331.389745	240139.410192
+120059.200000	4457323.400229	240140.766786
+120059.300000	4457318.240144	240143.664953
+120059.400000	4457322.427871	240144.541744
+120059.500000	4457311.731228	240140.876993
+120059.600000	4457317.634038	240139.574612
+120059.700000	4457315.599092	240142.104572
+120059.800000	4457310.306146	240139.243524
+120059.900000	4457309.355829	240138.532366
+120060.000000	4457306.848477	240140.572097
+120060.100000	4457304.306416	240138.386400
+120060.200000	4457299.067864	240139.402825
+120060.300000	4457303.821455	240141.202596
+120060.400000	4457299.773367	240142.259766
+120060.500000	4457296.757351	240144.082285
+120060.600000	4457295.160025	240144.656694
+120060.700000	4457295.008811	240142.100366
+120060.800000	4457288.964788	240137.867565
+120060.900000	4457289.493442	240140.070574
+120061.000000	4457286.703299	240141.200544
+120061.100000	4457281.982449	240142.777363
+120061.200000	4457284.201035	240144.489525
+120061.300000	4457279.344138	240144.003945
+120061.400000	4457274.175702	240143.470816
+120061.500000	4457272.021495	240143.093962
+120061.600000	4457271.303740	240145.518116
+120061.700000	4457270.109479	240146.109326
+120061.800000	4457270.707494	240143.745597
+120061.900000	4457262.029928	240146.102143
+120062.000000	4457264.509314	240144.723694
+120062.100000	4457261.072142	240144.458180
+120062.200000	4457259.821071	240150.469097
+120062.300000	4457258.202985	240144.345111
+120062.400000	4457252.917099	240147.695639
+120062.500000	4457251.763627	240150.293895
+120062.600000	4457248.377627	240146.754375
+120062.700000	4457246.847964	240142.947488
+120062.800000	4457247.885457	240146.395464
+120062.900000	4457241.906114	240147.575260
+120063.000000	4457242.849046	240147.014061
+120063.100000	4457237.842865	240150.225468
+120063.200000	4457234.199227	240150.446726
+120063.300000	4457235.029697	240149.967659
+120063.400000	4457235.944121	240154.194549
+120063.500000	4457230.312188	240146.857993
+120063.600000	4457226.969069	240150.879741
+120063.700000	4457220.456733	240158.531493
+120063.800000	4457220.980319	240155.250610
+120063.900000	4457221.974295	240153.863388
+120064.000000	4457217.432499	240153.387958
+120064.100000	4457218.450287	240158.093469
+120064.200000	4457212.629387	240158.240053
+120064.300000	4457213.347870	240159.344494
+120064.400000	4457207.744409	240162.742840
+120064.500000	4457206.563116	240156.310032
+120064.600000	4457206.078192	240162.945500
+120064.700000	4457199.996627	240155.721423
+120064.800000	4457202.688669	240154.427089
+120064.900000	4457201.183649	240158.184615
+120065.000000	4457196.285307	240162.304863
+120065.100000	4457193.826977	240158.265863
+120065.200000	4457191.924136	240165.021010
+120065.300000	4457190.901937	240159.114841
+120065.400000	4457187.492493	240159.141557
+120065.500000	4457184.916800	240158.949047
+120065.600000	4457181.824640	240155.410846
+120065.700000	4457180.336545	240157.666721
+120065.800000	4457177.373388	240156.473756
+120065.900000	4457177.548405	240156.656373
+120066.000000	4457171.551044	240154.871127
+120066.100000	4457171.580794	240155.363579
+120066.200000	4457174.595550	240157.055095
+120066.300000	4457168.418812	240154.001476
+120066.400000	4457165.858671	240156.764456
+120066.500000	4457163.104041	240154.269293
+120066.600000	4457163.036878	240148.942960
+120066.700000	4457159.205521	240152.932452
+120066.800000	4457157.129083	240149.434023
+120066.900000	4457158.822686	240143.145413
+120067.000000	4457155.939352	240149.150594
+120067.100000	4457152.083448	240145.720051
+120067.200000	4457150.361420	240147.861901
+120067.300000	4457147.161761	240143.685885
+120067.400000	4457144.241518	240141.309637
+120067.500000	4457141.957075	240138.567521
+120067.600000	4457143.320401	240137.689708
+120067.700000	4457143.689304	240138.629004
+120067.800000	4457139.645569	240134.082112
+120067.900000	4457137.053198	240134.223208
+120068.000000	4457137.941433	240132.612996
+120068.100000	4457133.539427	240129.375256
+120068.200000	4457133.102444	240130.078394
+120068.300000	4457129.335287	240130.370023
+120068.400000	4457128.955308	240124.427215
+120068.500000	4457130.450033	240127.655700
+120068.600000	4457124.146807	240124.022455
+120068.700000	4457122.463092	240127.038035
+120068.800000	4457125.128666	240124.238072
+120068.900000	4457119.368788	240123.411179
+120069.000000	4457118.510052	240123.881768
+120069.100000	4457111.789967	240120.977412
+120069.200000	4457116.074826	240119.497262
+120069.300000	4457111.212497	240115.794572
+120069.400000	4457109.797057	240118.282645
+120069.500000	4457107.291981	240111.716523
+120069.600000	4457103.975343	240116.560325
+120069.700000	4457103.966515	240117.262589
+120069.800000	4457103.614388	240113.575539
+120069.900000	4457100.472397	240119.282845
+120070.000000	4457097.757996	240114.180356
+120070.100000	4457092.050923	240114.454246
+120070.200000	4457096.201967	240110.889455
+120070.300000	4457091.495930	240113.957394
+120070.400000	4457090.779222	240107.271310
+120070.500000	4457088.117585	240110.050194
+120070.600000	4457081.935166	240110.258134
+120070.700000	4457080.277099	240111.673243
+120070.800000	4457079.809919	240111.297517
+120070.900000	4457081.008266	240110.940859
+120071.000000	4457080.597933	240111.860836
+120071.100000	4457079.497797	240113.224391
+120071.200000	4457073.328100	240115.360024
+120071.300000	4457073.610855	240115.556096
+120071.400000	4457072.916717	240113.043164
+120071.500000	4457068.724834	240115.045627
+120071.600000	4457065.427849	240116.803502
+120071.700000	4457060.855353	240114.583452
+120071.800000	4457061.635922	240115.892566
+120071.900000	4457059.846532	240115.604790
+120072.000000	4457058.209847	240113.630855
+120072.100000	4457054.851425	240115.496063
+120072.200000	4457054.951713	240118.999599
+120072.300000	4457053.656826	240122.059657
+120072.400000	4457046.608037	240122.585523
+120072.500000	4457044.302957	240116.659330
+120072.600000	4457044.702346	240119.332468
+120072.700000	4457041.624603	240120.820839
+120072.800000	4457040.555141	240122.916912
+120072.900000	4457038.545448	240128.046415
+120073.000000	4457037.272598	240127.911957
+120073.100000	4457035.803171	240126.174902
+120073.200000	4457028.253732	240128.225997
+120073.300000	4457026.934071	240127.819557
+120073.400000	4457029.527310	240128.648780
+120073.500000	4457023.144730	240130.450441
+120073.600000	4457021.677193	240135.094891
+120073.700000	4457025.232568	240134.673081
+120073.800000	4457018.224988	240130.710901
+120073.900000	4457019.492294	240134.237042
+120074.000000	4457015.403006	240132.262985
+120074.100000	4457010.595653	240135.984099
+120074.200000	4457012.674773	240134.327149
+120074.300000	4457010.288549	240134.036486
+120074.400000	4457005.340435	240133.419989
+120074.500000	4457005.964241	240136.036703
+120074.600000	4457003.101092	240134.456274
+120074.700000	4457001.849801	240136.430304
+120074.800000	4456996.455933	240136.527897
+120074.900000	4456995.183664	240137.555170
+120075.000000	4456995.751018	240134.742251
+120075.100000	4456986.007113	240137.102507
+120075.200000	4456991.091621	240134.878305
+120075.300000	4456987.629099	240141.444021
+120075.400000	4456983.417649	240133.279186
+120075.500000	4456983.782357	240132.372635
+120075.600000	4456982.394830	240139.205498
+120075.700000	4456980.645048	240136.459975
+120075.800000	4456976.793236	240133.991331
+120075.900000	4456981.569119	240135.547623
+120076.000000	4456972.916003	240135.571494
+120076.100000	4456972.209791	240134.811362
+120076.200000	4456972.926883	240133.851050
+120076.300000	4456970.482748	240133.290215
+120076.400000	4456973.386084	240132.028704
+120076.500000	4456966.749217	240134.032065
+120076.600000	4456966.978999	240130.069261
+120076.700000	4456963.631640	240133.772307
+120076.800000	4456963.872497	240130.034039
+120076.900000	4456961.273251	240130.501550
+120077.000000	4456960.389434	240129.897830
+120077.100000	4456962.106054	240128.610732
+120077.200000	4456957.997167	240126.336030
+120077.300000	4456961.042487	240128.851487
+120077.400000	4456956.730680	240124.434048
+120077.500000	4456954.192607	240122.875009
+120077.600000	4456957.675461	240122.834683
+120077.700000	4456952.564574	240120.636729
+120077.800000	4456953.398366	240118.540643
+120077.900000	4456951.429724	240121.325411
+120078.000000	4456949.051563	240123.153778
+120078.100000	4456950.842909	240121.467659
+120078.200000	4456950.569021	240118.488845
+120078.300000	4456950.341463	240117.006814
+120078.400000	4456952.456634	240118.041042
+120078.500000	4456947.439355	240120.041825
+120078.600000	4456948.401235	240118.389624
+120078.700000	4456942.732922	240117.461168
+120078.800000	4456948.284281	240115.719249
+120078.900000	4456943.556671	240115.063755
+120079.000000	4456941.092342	240117.345861
+120079.100000	4456945.437372	240114.669488
+120079.200000	4456943.662830	240118.459175
+120079.300000	4456945.597776	240113.590704
+120079.400000	4456940.341398	240113.721399
+120079.500000	4456941.746210	240114.776712
+120079.600000	4456940.910054	240110.310113
+120079.700000	4456939.318519	240109.493072
+120079.800000	4456943.224122	240109.818220
+120079.900000	4456945.964191	240112.412725
+120080.000000	4456944.290108	240110.932002
+120080.100000	4456937.803240	240107.834743
+120080.200000	4456944.509115	240105.649551
+120080.300000	4456945.943319	240110.002411
+120080.400000	4456941.512388	240105.680984
+120080.500000	4456940.754287	240104.808184
+120080.600000	4456941.258350	240105.721437
+120080.700000	4456944.193247	240105.540129
+120080.800000	4456945.679392	240103.606277
+120080.900000	4456939.813322	240099.740423
+120081.000000	4456942.575576	240099.969689
+120081.100000	4456941.744469	240099.262566
+120081.200000	4456942.385873	240100.515936
+120081.300000	4456940.300458	240100.777562
+120081.400000	4456943.875379	240094.817711
+120081.500000	4456943.203922	240093.683201
+120081.600000	4456944.096960	240089.828071
+120081.700000	4456941.346321	240094.389301
+120081.800000	4456943.712268	240088.833712
+120081.900000	4456939.138650	240090.505823
+120082.000000	4456943.356934	240083.823256
+120082.100000	4456941.494563	240086.842817
+120082.200000	4456943.010086	240091.217349
+120082.300000	4456943.021043	240085.501986
+120082.400000	4456942.091927	240085.478617
+120082.500000	4456940.043896	240080.611231
+120082.600000	4456938.945427	240080.970293
+120082.700000	4456941.999157	240080.342298
+120082.800000	4456940.569897	240077.462168
+120082.900000	4456943.985198	240074.385814
+120083.000000	4456939.103360	240077.055393
+120083.100000	4456943.121477	240070.840512
+120083.200000	4456944.202241	240072.916555
+120083.300000	4456937.702168	240071.567765
+120083.400000	4456940.839030	240068.393599
+120083.500000	4456944.230617	240068.594734
+120083.600000	4456939.808703	240065.567102
+120083.700000	4456939.983299	240063.319973
+120083.800000	4456941.935769	240064.223186
+120083.900000	4456942.095591	240057.381720
+120084.000000	4456938.594875	240060.733827
+120084.100000	4456940.625997	240060.031926
+120084.200000	4456940.070011	240058.074356
+120084.300000	4456939.067195	240051.449222
+120084.400000	4456936.590168	240051.883649
+120084.500000	4456940.070671	240051.365972
+120084.600000	4456941.420648	240050.409710
+120084.700000	4456937.950520	240046.000968
+120084.800000	4456938.168178	240046.916112
+120084.900000	4456940.859895	240044.807757
+120085.000000	4456939.163656	240040.965077
+120085.100000	4456937.522468	240037.199621
+120085.200000	4456940.597321	240040.739921
+120085.300000	4456939.799848	240037.248983
+120085.400000	4456936.650222	240039.576860
+120085.500000	4456939.552816	240033.333711
+120085.600000	4456941.941693	240033.893001
+120085.700000	4456935.111116	240029.294235
+120085.800000	4456939.865338	240026.781485
+120085.900000	4456939.811364	240027.650566
+120086.000000	4456940.028555	240025.628421
+120086.100000	4456942.395258	240021.172025
+120086.200000	4456941.179064	240019.451955
+120086.300000	4456940.810146	240019.448372
+120086.400000	4456940.403021	240015.932073
+120086.500000	4456941.788788	240010.718834
+120086.600000	4456941.082572	240010.882502
+120086.700000	4456940.879811	240012.085866
+120086.800000	4456941.522032	240013.040909
+120086.900000	4456938.088996	240011.127457
+120087.000000	4456942.960476	240002.022737
+120087.100000	4456941.999912	240000.371305
+120087.200000	4456943.294018	239997.816925
+120087.300000	4456944.473130	239998.957273
+120087.400000	4456944.489896	239989.660164
+120087.500000	4456947.869524	239992.259411
+120087.600000	4456942.404169	239993.985595
+120087.700000	4456943.695869	239987.787955
+120087.800000	4456945.501692	239988.743271
+120087.900000	4456944.378862	239985.476681
+120088.000000	4456944.422545	239981.428192
+120088.100000	4456943.739316	239981.245248
+120088.200000	4456940.671381	239977.607217
+120088.300000	4456946.233441	239977.483383
+120088.400000	4456943.699940	239973.086333
+120088.500000	4456944.359180	239970.690236
+120088.600000	4456943.945726	239972.036102
+120088.700000	4456943.479608	239967.838864
+120088.800000	4456942.679530	239964.567914
+120088.900000	4456946.782084	239962.979487
+120089.000000	4456941.091120	239958.822345
+120089.100000	4456947.167468	239958.333186
+120089.200000	4456945.507195	239957.750259
+120089.300000	4456946.614771	239953.640697
+120089.400000	4456944.312733	239950.691729
+120089.500000	4456948.538374	239948.811553
+120089.600000	4456946.985327	239943.272496
+120089.700000	4456950.703005	239942.667505
+120089.800000	4456948.595757	239940.313693
+120089.900000	4456950.583238	239939.787845
+120090.000000	4456952.447213	239936.772402
+120090.100000	4456954.980855	239934.237981
+120090.200000	4456951.723551	239931.777122
+120090.300000	4456951.474817	239930.874873
+120090.400000	4456954.788424	239924.898818
+120090.500000	4456953.783695	239922.016610
+120090.600000	4456959.806375	239920.955741
+120090.700000	4456956.943936	239921.969502
+120090.800000	4456957.893588	239919.650912
+120090.900000	4456960.669299	239914.406832
+120091.000000	4456958.410589	239913.347127
+120091.100000	4456961.626305	239911.042371
+120091.200000	4456961.380378	239910.303763
+120091.300000	4456965.426136	239909.987485
+120091.400000	4456964.841683	239907.741906
+120091.500000	4456965.597752	239905.354016
+120091.600000	4456964.671593	239901.597244
+120091.700000	4456968.732703	239897.740758
+120091.800000	4456971.256260	239895.883651
+120091.900000	4456975.788386	239897.976350
+120092.000000	4456976.664124	239894.699314
+120092.100000	4456977.197169	239890.044647
+120092.200000	4456974.627816	239890.544746
+120092.300000	4456975.174446	239888.022818
+120092.400000	4456978.847222	239883.228699
+120092.500000	4456980.001272	239884.791970
+120092.600000	4456981.673660	239885.549025
+120092.700000	4456985.082331	239882.650186
+120092.800000	4456985.483548	239879.950869
+120092.900000	4456987.845742	239882.782461
+120093.000000	4456989.176767	239878.733786
+120093.100000	4456992.924572	239875.674849
+120093.200000	4456991.967297	239874.718897
+120093.300000	4456995.925126	239875.491230
+120093.400000	4456999.607759	239874.870553
+120093.500000	4457003.402876	239876.307360
+120093.600000	4457005.212055	239875.378911
+120093.700000	4457006.470193	239873.404073
+120093.800000	4457004.804851	239866.983971
+120093.900000	4457008.892183	239869.477611
+120094.000000	4457008.535319	239870.114840
+120094.100000	4457009.879990	239869.369162
+120094.200000	4457014.951148	239867.853251
+120094.300000	4457018.123187	239866.101564
+120094.400000	4457017.116765	239871.757755
+120094.500000	4457018.952240	239869.579536
+120094.600000	4457024.159309	239868.116223
+120094.700000	4457021.409168	239865.921928
+120094.800000	4457023.354134	239865.257986
+120094.900000	4457027.690575	239866.546293
+120095.000000	4457033.362243	239865.627217
+120095.100000	4457036.639000	239867.510004
+120095.200000	4457036.415908	239869.281023
+120095.300000	4457038.261367	239870.237241
+120095.400000	4457037.780435	239867.399230
+120095.500000	4457040.949293	239866.998807
+120095.600000	4457045.340378	239866.461762
+120095.700000	4457047.834326	239864.402480
+120095.800000	4457047.741074	239871.920219
+120095.900000	4457050.364163	239868.241539
+120096.000000	4457053.666210	239867.291257
+120096.100000	4457052.784348	239867.557579
+120096.200000	4457056.163704	239869.437225
+120096.300000	4457060.489743	239868.272223
+120096.400000	4457062.270958	239864.747447
+120096.500000	4457065.227463	239871.625630
+120096.600000	4457065.742200	239864.598372
+120096.700000	4457070.449124	239865.367607
+120096.800000	4457074.917836	239867.808717
+120096.900000	4457074.096796	239866.702215
+120097.000000	4457078.207367	239866.123820
+120097.100000	4457078.757277	239865.081556
+120097.200000	4457075.596562	239868.712500
+120097.300000	4457082.153249	239868.247475
+120097.400000	4457084.845173	239869.474262
+120097.500000	4457089.535377	239868.496275
+120097.600000	4457091.198916	239874.468005
+120097.700000	4457090.226456	239868.458457
+120097.800000	4457094.185721	239865.678017
+120097.900000	4457097.385696	239869.524567
+120098.000000	4457098.198118	239867.317267
+120098.100000	4457100.176239	239866.318814
+120098.200000	4457104.126476	239866.869128
+120098.300000	4457105.434204	239866.180302
+120098.400000	4457104.435830	239865.000111
+120098.500000	4457111.851837	239864.767067
+120098.600000	4457110.895463	239866.018411
+120098.700000	4457109.538955	239868.150022
+120098.800000	4457118.916831	239863.339907
+120098.900000	4457120.826156	239862.574842
+120099.000000	4457122.484559	239861.840048
+120099.100000	4457123.668441	239858.471053
+120099.200000	4457126.080236	239857.883717
+120099.300000	4457127.701623	239860.679097
+120099.400000	4457128.906284	239860.214220
+120099.500000	4457134.125634	239855.938057
+120099.600000	4457133.860877	239856.485871
+120099.700000	4457137.160468	239856.475303
+120099.800000	4457139.108062	239855.725335
+120099.900000	4457141.164756	239855.672220
+120100.000000	4457140.744823	239851.825813
+120100.100000	4457144.455278	239850.401587
+120100.200000	4457147.001439	239852.315824
+120100.300000	4457149.836287	239845.369327
+120100.400000	4457151.062378	239846.613678
+120100.500000	4457152.989989	239841.866233
+120100.600000	4457159.062447	239848.921794
+120100.700000	4457159.361342	239842.190098
+120100.800000	4457158.883345	239840.450122
+120100.900000	4457158.665894	239845.072965
+120101.000000	4457164.520399	239839.325389
+120101.100000	4457164.629757	239839.905759
+120101.200000	4457168.728832	239837.825626
+120101.300000	4457171.999358	239836.513407
+120101.400000	4457175.611612	239837.985172
+120101.500000	4457177.671033	239838.027579
+120101.600000	4457177.776627	239837.958911
+120101.700000	4457180.857688	239841.129285
+120101.800000	4457182.000700	239838.035995
+120101.900000	4457186.106197	239836.059109
+120102.000000	4457191.068487	239838.902220
+120102.100000	4457192.197143	239838.754358
+120102.200000	4457191.081229	239840.614416
+120102.300000	4457195.288496	239837.960084
+120102.400000	4457191.093627	239837.006580
+120102.500000	4457197.367940	239841.701122
+120102.600000	4457200.070981	239840.785888
+120102.700000	4457202.452595	239839.819773
+120102.800000	4457204.598156	239839.604833
+120102.900000	4457207.029306	239841.758619
+120103.000000	4457210.155547	239843.675299
+120103.100000	4457207.924293	239839.227929
+120103.200000	4457214.798298	239844.217918
+120103.300000	4457216.095564	239846.070508
+120103.400000	4457218.567134	239841.777808
+120103.500000	4457219.696640	239843.283597
+120103.600000	4457227.413338	239847.365725
+120103.700000	4457223.903846	239848.969933
+120103.800000	4457227.344276	239847.317552
+120103.900000	4457230.842494	239849.717086
+120104.000000	4457229.367220	239846.465425
+120104.100000	4457236.504005	239851.776066
+120104.200000	4457237.679368	239848.641357
+120104.300000	4457236.119874	239855.656310
+120104.400000	4457244.964863	239850.923257
+120104.500000	4457242.940256	239855.372464
+120104.600000	4457247.428716	239854.602227
+120104.700000	4457249.773347	239856.620378
+120104.800000	4457250.947789	239852.340357
+120104.900000	4457255.899657	239860.384511
+120105.000000	4457250.648577	239858.132811
+120105.100000	4457256.873612	239854.298562
+120105.200000	4457258.358014	239860.032723
+120105.300000	4457259.435180	239861.571483
+120105.400000	4457263.037166	239861.760544
+120105.500000	4457265.828476	239866.068639
+120105.600000	4457268.689765	239857.671770
+120105.700000	4457271.144371	239863.388120
+120105.800000	4457271.759680	239863.304025
+120105.900000	4457274.640638	239861.915007
+120106.000000	4457276.411945	239864.960744
+120106.100000	4457280.043947	239868.045366
+120106.200000	4457281.684461	239867.980275
+120106.300000	4457283.761986	239868.219546
+120106.400000	4457285.570657	239871.342776
+120106.500000	4457287.508199	239872.409338
+120106.600000	4457289.414856	239874.798450
+120106.700000	4457292.575997	239875.923246
+120106.800000	4457295.844889	239873.566285
+120106.900000	4457295.736227	239878.519784
+120107.000000	4457301.101075	239880.108030
+120107.100000	4457302.820909	239880.289772
+120107.200000	4457303.274466	239881.934908
+120107.300000	4457307.446786	239879.034501
+120107.400000	4457304.321357	239883.414992
+120107.500000	4457309.952047	239883.647763
+120107.600000	4457313.848734	239885.067563
+120107.700000	4457311.004302	239890.198794
+120107.800000	4457316.272382	239890.372047
+120107.900000	4457316.535419	239891.059406
+120108.000000	4457316.674047	239891.992551
+120108.100000	4457320.821604	239894.790031
+120108.200000	4457320.937377	239893.888672
+120108.300000	4457326.348560	239895.213199
+120108.400000	4457331.839364	239898.814942
+120108.500000	4457328.457001	239902.518468
+120108.600000	4457334.002909	239901.205673
+120108.700000	4457330.303525	239902.327713
+120108.800000	4457334.591916	239901.906219
+120108.900000	4457339.803129	239907.363274
+120109.000000	4457337.712921	239908.325676
+120109.100000	4457339.818044	239907.415354
+120109.200000	4457346.198046	239911.412112
+120109.300000	4457344.416765	239911.207082
+120109.400000	4457348.652047	239916.343469
+120109.500000	4457347.230116	239912.404465
+120109.600000	4457352.958599	239917.230876
+120109.700000	4457353.375245	239920.164171
+120109.800000	4457355.783720	239917.823987
+120109.900000	4457356.757508	239922.897219
+120110.000000	4457360.983485	239920.275455
+120110.100000	4457357.635466	239929.662950
+120110.200000	4457364.758245	239925.619851
+120110.300000	4457367.364597	239927.578712
+120110.400000	4457362.779479	239928.673996
+120110.500000	4457370.915148	239933.981909
+120110.600000	4457369.851829	239933.760939
+120110.700000	4457371.838005	239936.369114
+120110.800000	4457376.017626	239936.555849
+120110.900000	4457376.930509	239934.516774
+120111.000000	4457375.335576	239941.241828
+120111.100000	4457379.851480	239945.434614
+120111.200000	4457383.849878	239941.973501
+120111.300000	4457384.769089	239941.888552
+120111.400000	4457388.968135	239948.054855
+120111.500000	4457390.842700	239946.683247
+120111.600000	4457389.313772	239948.292671
+120111.700000	4457392.182023	239949.612435
+120111.800000	4457392.844063	239947.771632
+120111.900000	4457396.656075	239951.133627
+120112.000000	4457401.668795	239952.145600
+120112.100000	4457401.640835	239954.456520
+120112.200000	4457403.780493	239952.402024
+120112.300000	4457404.861580	239949.548108
+120112.400000	4457407.518749	239954.512193
+120112.500000	4457410.110544	239956.244177
+120112.600000	4457414.863083	239956.484192
+120112.700000	4457412.779348	239959.191632
+120112.800000	4457417.346189	239958.885479
+120112.900000	4457421.363642	239958.274917
+120113.000000	4457421.926103	239959.281843
+120113.100000	4457424.379867	239958.259621
+120113.200000	4457426.079345	239958.247986
+120113.300000	4457428.149750	239957.961496
+120113.400000	4457429.184700	239958.568208
+120113.500000	4457435.163503	239962.229137
+120113.600000	4457434.175865	239960.632767
+120113.700000	4457437.569365	239957.854215
+120113.800000	4457441.705686	239960.757411
+120113.900000	4457442.510322	239961.024811
+120114.000000	4457442.628378	239961.991247
+120114.100000	4457448.583290	239962.791951
+120114.200000	4457450.386152	239964.687742
+120114.300000	4457452.668928	239959.980277
+120114.400000	4457455.105294	239963.303742
+120114.500000	4457454.964520	239960.789625
+120114.600000	4457458.721999	239966.856045
+120114.700000	4457462.991347	239958.794414
+120114.800000	4457461.127687	239963.460287
+120114.900000	4457467.395173	239966.335917
+120115.000000	4457465.359573	239964.221200
+120115.100000	4457471.382421	239962.414318
+120115.200000	4457472.176941	239964.260013
+120115.300000	4457473.940706	239963.670975
+120115.400000	4457475.785930	239965.811737
+120115.500000	4457478.377513	239963.658497
+120115.600000	4457483.201479	239965.580830
+120115.700000	4457478.915455	239966.579395
+120115.800000	4457482.878345	239965.299934
+120115.900000	4457483.027631	239963.759108
+120116.000000	4457484.713537	239967.578357
+120116.100000	4457487.048501	239966.040897
+120116.200000	4457491.912843	239966.099246
+120116.300000	4457490.482161	239967.955581
+120116.400000	4457488.298477	239968.382550
+120116.500000	4457492.771448	239969.114218
+120116.600000	4457495.703762	239968.872391
+120116.700000	4457494.639750	239965.587111
+120116.800000	4457500.028598	239968.759173
+120116.900000	4457499.241905	239970.707194
+120117.000000	4457500.200448	239967.156926
+120117.100000	4457496.216182	239969.106033
+120117.200000	4457503.266284	239968.668772
+120117.300000	4457504.661129	239971.199521
+120117.400000	4457504.606083	239969.142020
+120117.500000	4457506.307888	239970.042093
+120117.600000	4457508.455777	239970.582310
+120117.700000	4457508.077449	239974.300907
+120117.800000	4457509.009592	239970.830743
+120117.900000	4457513.743401	239970.943207
+120118.000000	4457511.869092	239973.190911
+120118.100000	4457512.768463	239973.847855
+120118.200000	4457514.092330	239976.790168
+120118.300000	4457512.768231	239977.374023
+120118.400000	4457513.573738	239978.330816
+120118.500000	4457514.683026	239978.947788
+120118.600000	4457516.469844	239981.445442
+120118.700000	4457519.061385	239979.786886
+120118.800000	4457518.239393	239980.469040
+120118.900000	4457520.011419	239980.858636
+120119.000000	4457520.188369	239981.559581
+120119.100000	4457523.323920	239983.322683
+120119.200000	4457519.174255	239982.987264
+120119.300000	4457518.842577	239987.025895
+120119.400000	4457520.614698	239984.345444
+120119.500000	4457517.821842	239986.503141
+120119.600000	4457523.702571	239987.663890
+120119.700000	4457524.882645	239986.257480
+120119.800000	4457521.005639	239990.793582
+120119.900000	4457521.208369	239992.895820
+120120.000000	4457522.871077	239992.306833
+120120.100000	4457524.780502	239993.617372
+120120.200000	4457523.813508	239993.700844
+120120.300000	4457523.831967	239995.114310
+120120.400000	4457524.043439	240000.082748
+120120.500000	4457528.998639	239999.810640
+120120.600000	4457522.795149	239998.694571
+120120.700000	4457520.906797	240004.127809
+120120.800000	4457521.379165	240005.841538
+120120.900000	4457522.182597	240004.328085
+120121.000000	4457525.029715	240008.893060
+120121.100000	4457521.922272	240010.676345
+120121.200000	4457520.459892	240011.369533
+120121.300000	4457528.313721	240013.427688
+120121.400000	4457521.376403	240011.406965
+120121.500000	4457523.244971	240017.209734
+120121.600000	4457522.824498	240013.955326
+120121.700000	4457521.926668	240021.089234
+120121.800000	4457522.144290	240019.242589
+120121.900000	4457519.061629	240029.952098
+120122.000000	4457520.003814	240024.513117
+120122.100000	4457520.041955	240026.432805
+120122.200000	4457521.105907	240027.131702
+120122.300000	4457519.192615	240027.642742
+120122.400000	4457515.004970	240031.616161
+120122.500000	4457514.026377	240031.653382
+120122.600000	4457515.033274	240033.037067
+120122.700000	4457511.448684	240034.070999
+120122.800000	4457517.308495	240035.814245
+120122.900000	4457510.916612	240035.736268
+120123.000000	4457513.819478	240038.218100
+120123.100000	4457515.168380	240044.923658
+120123.200000	4457513.812285	240038.231959
+120123.300000	4457509.184446	240046.620740
+120123.400000	4457508.337130	240044.894500
+120123.500000	4457513.463439	240047.437913
+120123.600000	4457509.820156	240050.415617
+120123.700000	4457509.793546	240054.383145
+120123.800000	4457508.170909	240055.174591
+120123.900000	4457510.772589	240054.190084
+120124.000000	4457506.309965	240056.458551
+120124.100000	4457508.955366	240061.460479
+120124.200000	4457510.103809	240061.709835
+120124.300000	4457504.259466	240067.338259
+120124.400000	4457504.999139	240066.263226
+120124.500000	4457502.372240	240068.862701
+120124.600000	4457504.299336	240067.553665
+120124.700000	4457502.060003	240072.278622
+120124.800000	4457501.251902	240073.108614
+120124.900000	4457499.813090	240073.368991
+120125.000000	4457498.733353	240075.234931
+120125.100000	4457500.227025	240079.694348
+120125.200000	4457497.117898	240079.414306
+120125.300000	4457496.550990	240077.497314
+120125.400000	4457499.472760	240085.024416
+120125.500000	4457494.552006	240082.299223
+120125.600000	4457499.849380	240088.942631
+120125.700000	4457494.011043	240091.113433
+120125.800000	4457493.389411	240091.812425
+120125.900000	4457492.875468	240090.802045
+120126.000000	4457492.407145	240096.167127
+120126.100000	4457492.247116	240101.271640
+120126.200000	4457489.291651	240103.543174
+120126.300000	4457490.453590	240101.885636
+120126.400000	4457486.106860	240098.749211
+120126.500000	4457489.805687	240106.876370
+120126.600000	4457485.005503	240106.069169
+120126.700000	4457487.323641	240108.286918
+120126.800000	4457483.507194	240108.394375
+120126.900000	4457479.536098	240110.085777
+120127.000000	4457478.751365	240117.131401
+120127.100000	4457476.475446	240111.627855
+120127.200000	4457475.862740	240118.253660
+120127.300000	4457475.941009	240117.257645
+120127.400000	4457474.548597	240117.266554
+120127.500000	4457477.089644	240119.646406
+120127.600000	4457470.783698	240121.077503
+120127.700000	4457469.560280	240120.215614
+120127.800000	4457469.237982	240124.763604
+120127.900000	4457468.998369	240128.839763
+120128.000000	4457468.403288	240125.577758
+120128.100000	4457468.018569	240127.761938
+120128.200000	4457465.517043	240132.982877
+120128.300000	4457462.521731	240134.407850
+120128.400000	4457461.912364	240134.363482
+120128.500000	4457464.258121	240139.109187
+120128.600000	4457458.595341	240136.849939
+120128.700000	4457461.139276	240141.256075
+120128.800000	4457457.974701	240140.023245
+120128.900000	4457452.265984	240139.452057
+120129.000000	4457457.068214	240140.971987
+120129.100000	4457453.904665	240147.121043
+120129.200000	4457451.692856	240151.390404
+120129.300000	4457448.559447	240146.255661
+120129.400000	4457450.008519	240143.538640
+120129.500000	4457445.736595	240145.578918
+120129.600000	4457445.435897	240152.409734
+120129.700000	4457440.057968	240149.059258
+120129.800000	4457445.224523	240151.694729
+120129.900000	4457438.299256	240149.164343
+120130.000000	4457440.540570	240152.266140
+120130.100000	4457433.927011	240150.703811
+120130.200000	4457433.521437	240152.943234
+120130.300000	4457435.061030	240150.831488
+120130.400000	4457430.467110	240153.435477
+120130.500000	4457430.977500	240154.432326
+120130.600000	4457429.625814	240156.337855
+120130.700000	4457423.344045	240150.512636
+120130.800000	4457422.027660	240153.519523
+120130.900000	4457422.415782	240158.910194
+120131.000000	4457419.066212	240153.448662
+120131.100000	4457417.254081	240153.163319
+120131.200000	4457417.244831	240155.234290
+120131.300000	4457414.564828	240153.128364
+120131.400000	4457411.804380	240153.200108
+120131.500000	4457409.737308	240151.567413
+120131.600000	4457406.957449	240158.708669
+120131.700000	4457406.663611	240154.527643
+120131.800000	4457401.682612	240153.035714
+120131.900000	4457401.560406	240150.061940
+120132.000000	4457401.612667	240151.411984
+120132.100000	4457394.785912	240156.789763
+120132.200000	4457390.733531	240153.914906
+120132.300000	4457395.324872	240151.477674
+120132.400000	4457392.589390	240151.857674
+120132.500000	4457389.650421	240150.621644
+120132.600000	4457389.100853	240151.929590
+120132.700000	4457388.520344	240152.651140
+120132.800000	4457381.327589	240153.188321
+120132.900000	4457382.672699	240151.330976
+120133.000000	4457380.324509	240154.235306
+120133.100000	4457381.215981	240150.274594
+120133.200000	4457376.966001	240151.544019
+120133.300000	4457370.765883	240151.383324
+120133.400000	4457372.570680	240151.935118
+120133.500000	4457368.704773	240154.886250
+120133.600000	4457365.893173	240155.978545
+120133.700000	4457363.287967	240150.238323
+120133.800000	4457362.438816	240151.344902
+120133.900000	4457360.630305	240149.421009
+120134.000000	4457363.743561	240154.179495
+120134.100000	4457361.137873	240148.012145
+120134.200000	4457354.838136	240154.095690
+120134.300000	4457353.862293	240154.138756
+120134.400000	4457351.240815	240151.561459
+120134.500000	4457349.814268	240153.931992
+120134.600000	4457349.750882	240150.939720
+120134.700000	4457342.029546	240155.934764
+120134.800000	4457339.712606	240153.173633
+120134.900000	4457337.769896	240155.293862
+120135.000000	4457341.057874	240155.014251
+120135.100000	4457332.961247	240154.230017
+120135.200000	4457334.586832	240155.440581
+120135.300000	4457332.271832	240154.781416
+120135.400000	4457331.985848	240156.446206
+120135.500000	4457328.245316	240154.617785
+120135.600000	4457324.971937	240156.007200
+120135.700000	4457324.314441	240156.788972
+120135.800000	4457321.525708	240155.388843
+120135.900000	4457317.707283	240155.596341
+120136.000000	4457317.757820	240155.415709
+120136.100000	4457314.567940	240154.962255
+120136.200000	4457310.562076	240153.656387
+120136.300000	4457311.686968	240153.516279
+120136.400000	4457306.744088	240152.575198
+120136.500000	4457304.895562	240155.853085
+120136.600000	4457303.350363	240155.529088
+120136.700000	4457300.903082	240154.071779
+120136.800000	4457300.106961	240156.317323
+120136.900000	4457294.053721	240152.768403
+120137.000000	4457298.711675	240154.678548
+120137.100000	4457293.557006	240152.920014
+120137.200000	4457290.652654	240157.282233
+120137.300000	4457288.620969	240153.156663
+120137.400000	4457287.728361	240153.558425
+120137.500000	4457281.299451	240155.045311
+120137.600000	4457282.816753	240152.709606
+120137.700000	4457281.774757	240153.170709
+120137.800000	4457276.198692	240152.794612
+120137.900000	4457277.154653	240153.177350
+120138.000000	4457274.901897	240156.744479
+120138.100000	4457270.115410	240154.694667
+120138.200000	4457266.923642	240156.877066
+120138.300000	4457266.543152	240155.174940
+120138.400000	4457262.587514	240153.667169
+120138.500000	4457260.622931	240152.398777
+120138.600000	4457257.807456	240154.979421
+120138.700000	4457258.833658	240154.911502
+120138.800000	4457251.723986	240150.875374
+120138.900000	4457256.068355	240151.486345
+120139.000000	4457250.976043	240158.419886
+120139.100000	4457247.235214	240152.459383
+120139.200000	4457245.887402	240156.026931
+120139.300000	4457245.547109	240152.998897
+120139.400000	4457241.463260	240151.596412
+120139.500000	4457237.877329	240146.769351
+120139.600000	4457238.650355	240149.449098
+120139.700000	4457234.592824	240143.860309
+120139.800000	4457235.242311	240147.750976
+120139.900000	4457231.635372	240143.644331
+120140.000000	4457229.898620	240145.208264
+120140.100000	4457228.112834	240146.303871
+120140.200000	4457226.108271	240144.961841
+120140.300000	4457223.036691	240142.901953
+120140.400000	4457221.942524	240140.685266
+120140.500000	4457219.177484	240141.778063
+120140.600000	4457215.681392	240137.340675
+120140.700000	4457216.252715	240139.524589
+120140.800000	4457212.552812	240139.341568
+120140.900000	4457208.342407	240138.603034
+120141.000000	4457206.926441	240137.992602
+120141.100000	4457211.310857	240136.300339
+120141.200000	4457200.517379	240134.213929
+120141.300000	4457198.166087	240134.055471
+120141.400000	4457197.851098	240132.476821
+120141.500000	4457194.556623	240131.331405
+120141.600000	4457191.463357	240139.964666
+120141.700000	4457192.489715	240132.747124
+120141.800000	4457191.549989	240133.432081
+120141.900000	4457189.119920	240133.823074
+120142.000000	4457183.116691	240134.475871
+120142.100000	4457184.814584	240133.317194
+120142.200000	4457181.415776	240133.131280
+120142.300000	4457176.663297	240132.305890
+120142.400000	4457174.465474	240135.562230
+120142.500000	4457171.534036	240135.738162
+120142.600000	4457170.856652	240136.164470
+120142.700000	4457168.082948	240133.524018
+120142.800000	4457169.593390	240131.993156
+120142.900000	4457169.169163	240134.427246
+120143.000000	4457162.786058	240132.953116
+120143.100000	4457159.627511	240133.507349
+120143.200000	4457157.910605	240128.958741
+120143.300000	4457159.705031	240129.174847
+120143.400000	4457152.124428	240128.611892
+120143.500000	4457153.121723	240125.528503
+120143.600000	4457149.634435	240126.570958
+120143.700000	4457146.576742	240120.127565
+120143.800000	4457145.029910	240125.161481
+120143.900000	4457144.730917	240126.519269
+120144.000000	4457140.049013	240123.106010
+120144.100000	4457141.370285	240122.279266
+120144.200000	4457137.767630	240122.982289
+120144.300000	4457135.909711	240117.432777
+120144.400000	4457132.868281	240120.214147
+120144.500000	4457132.605458	240121.444166
+120144.600000	4457131.662332	240122.879522
+120144.700000	4457129.454663	240118.994639
+120144.800000	4457126.708593	240121.260457
+120144.900000	4457122.476512	240121.140699
+120145.000000	4457123.434995	240117.997832
+120145.100000	4457121.681466	240120.487655
+120145.200000	4457117.389962	240121.635552
+120145.300000	4457115.747285	240118.968360
+120145.400000	4457112.655838	240121.032386
+120145.500000	4457113.025398	240120.725048
+120145.600000	4457108.074163	240122.996553
+120145.700000	4457105.060554	240122.793563
+120145.800000	4457104.684445	240121.164103
+120145.900000	4457103.268381	240124.256244
+120146.000000	4457100.026386	240122.748565
+120146.100000	4457102.639438	240122.970723
+120146.200000	4457093.609438	240120.531436
+120146.300000	4457097.366454	240125.052797
+120146.400000	4457094.198206	240125.649072
+120146.500000	4457092.893320	240124.313493
+120146.600000	4457088.447340	240125.315127
+120146.700000	4457087.522973	240124.926942
+120146.800000	4457082.404445	240125.261744
+120146.900000	4457080.016474	240122.589127
+120147.000000	4457077.987346	240129.288111
+120147.100000	4457078.295334	240127.038062
+120147.200000	4457074.046831	240127.579958
+120147.300000	4457072.131375	240128.266329
+120147.400000	4457071.496497	240127.682354
+120147.500000	4457069.560460	240125.492008
+120147.600000	4457067.260796	240129.493560
+120147.700000	4457063.395936	240125.189109
+120147.800000	4457064.836411	240128.883466
+120147.900000	4457059.492557	240126.486812
+120148.000000	4457054.024673	240129.987396
+120148.100000	4457057.693142	240130.167241
+120148.200000	4457052.452812	240129.889486
+120148.300000	4457049.340197	240130.246711
+120148.400000	4457048.925179	240132.016295
+120148.500000	4457046.731469	240129.081783
+120148.600000	4457043.849081	240127.719529
+120148.700000	4457040.521918	240129.693216
+120148.800000	4457040.224798	240130.097781
+120148.900000	4457037.128622	240131.326920
+120149.000000	4457035.472394	240133.568618
+120149.100000	4457033.105540	240132.299353
+120149.200000	4457029.211417	240132.755195
+120149.300000	4457028.004304	240131.317705
+120149.400000	4457026.067513	240133.784823
+120149.500000	4457022.467421	240129.829401
+120149.600000	4457021.579354	240132.261409
+120149.700000	4457018.173874	240132.854821
+120149.800000	4457018.871843	240129.358630
+120149.900000	4457015.022569	240130.159177
+120150.000000	4457011.021260	240131.801947
+120150.100000	4457011.014469	240133.614063
+120150.200000	4457006.854930	240131.584927
+120150.300000	4457001.873192	240133.222723
+120150.400000	4457003.120124	240131.349812
+120150.500000	4457001.097904	240128.731484
+120150.600000	4457000.283132	240131.314569
+120150.700000	4456996.700732	240129.046593
+120150.800000	4456994.469590	240133.015387
+120150.900000	4456994.704255	240128.904705
+120151.000000	4456990.811496	240130.526175
+120151.100000	4456988.558518	240131.495094
+120151.200000	4456988.958759	240128.186399
+120151.300000	4456982.764628	240127.522170
+120151.400000	4456986.287126	240129.866103
+120151.500000	4456981.193758	240129.862842
+120151.600000	4456979.980171	240128.842012
+120151.700000	4456977.701833	240126.859463
+120151.800000	4456977.007352	240125.648624
+120151.900000	4456971.007948	240126.229740
+120152.000000	4456971.911675	240123.235625
+120152.100000	4456975.516930	240123.726994
+120152.200000	4456969.400318	240125.401018
+120152.300000	4456970.103219	240120.952902
+120152.400000	4456967.559749	240124.896722
+120152.500000	4456966.059311	240120.100538
+120152.600000	4456964.716043	240118.932849
+120152.700000	4456965.663787	240115.495228
+120152.800000	4456964.824499	240118.139677
+120152.900000	4456958.450086	240114.380822
+120153.000000	4456961.645342	240110.608242
+120153.100000	4456960.415162	240115.849284
+120153.200000	4456956.401698	240108.817187
+120153.300000	4456958.108930	240109.852269
+120153.400000	4456958.358337	240110.355643
+120153.500000	4456954.635950	240104.511809
+120153.600000	4456954.757766	240109.903430
+120153.700000	4456952.155658	240100.807897
+120153.800000	4456951.824877	240104.398949
+120153.900000	4456952.228783	240099.349217
+120154.000000	4456952.589446	240099.570826
+120154.100000	4456951.765823	240103.027396
+120154.200000	4456949.277686	240098.301508
+120154.300000	4456948.545397	240093.112149
+120154.400000	4456947.721656	240092.248431
+120154.500000	4456946.936940	240088.858490
+120154.600000	4456945.561424	240089.933189
+120154.700000	4456946.789728	240089.438607
+120154.800000	4456947.326594	240083.587303
+120154.900000	4456942.042340	240086.950687
+120155.000000	4456946.021097	240079.870947
+120155.100000	4456942.767117	240079.284262
+120155.200000	4456946.544010	240077.641276
+120155.300000	4456943.350983	240075.680809
+120155.400000	4456945.596884	240076.788390
+120155.500000	4456942.212774	240069.689947
+120155.600000	4456944.321806	240072.756022
+120155.700000	4456943.915328	240067.548255
+120155.800000	4456943.866838	240063.077059
+120155.900000	4456941.599448	240065.282677
+120156.000000	4456942.435249	240061.995335
+120156.100000	4456942.221091	240059.017415
+120156.200000	4456945.348941	240055.551050
+120156.300000	4456942.473199	240050.142745
+120156.400000	4456944.477652	240050.502832
+120156.500000	4456945.107222	240053.101821
+120156.600000	4456945.832542	240049.689689
+120156.700000	4456946.135070	240046.051908
+120156.800000	4456946.338555	240045.809368
+120156.900000	4456942.090940	240041.463771
+120157.000000	4456947.947943	240039.607386
+120157.100000	4456944.574903	240039.554961
+120157.200000	4456947.423998	240034.343390
+120157.300000	4456947.600397	240032.272803
+120157.400000	4456948.244412	240030.481414
+120157.500000	4456944.262932	240026.162994
+120157.600000	4456942.121162	240024.091072
+120157.700000	4456941.402340	240021.408064
+120157.800000	4456939.690221	240020.252113
+120157.900000	4456942.067933	240017.323951
+120158.000000	4456944.960237	240016.363502
+120158.100000	4456941.510746	240010.374210
+120158.200000	4456940.552014	240009.022795
+120158.300000	4456946.770637	240008.053715
+120158.400000	4456943.658900	239999.651331
+120158.500000	4456943.981347	240003.359699
+120158.600000	4456943.637517	240000.269164
+120158.700000	4456944.231764	239998.850220
+120158.800000	4456940.727721	239996.711125
+120158.900000	4456942.878833	239992.748619
+120159.000000	4456939.613219	239990.573724
+120159.100000	4456941.697150	239987.019574
+120159.200000	4456941.756149	239985.048298
+120159.300000	4456943.308992	239982.236298
+120159.400000	4456939.524671	239978.203262
+120159.500000	4456941.319181	239978.248869
+120159.600000	4456941.660414	239976.730281
+120159.700000	4456940.825777	239970.397127
+120159.800000	4456944.322520	239966.483958
+120159.900000	4456937.992795	239965.804630
+120160.000000	4456939.476617	239962.675284
+120160.100000	4456942.804394	239961.765856
+120160.200000	4456940.276193	239957.043890
+120160.300000	4456940.242241	239954.703486
+120160.400000	4456941.499907	239949.409386
+120160.500000	4456944.275050	239949.230327
+120160.600000	4456942.365785	239947.415463
+120160.700000	4456943.641915	239941.689035
+120160.800000	4456943.333519	239937.214470
+120160.900000	4456942.984901	239936.395094
+120161.000000	4456949.305697	239934.744782
+120161.100000	4456948.701049	239934.073738
+120161.200000	4456945.921074	239929.545629
+120161.300000	4456945.682346	239929.840414
+120161.400000	4456952.502363	239922.621023
+120161.500000	4456946.674582	239923.111594
+120161.600000	4456951.103488	239921.570772
+120161.700000	4456954.974560	239915.734591
+120161.800000	4456950.511783	239916.956748
+120161.900000	4456949.582651	239913.924087
+120162.000000	4456952.000591	239912.335991
+120162.100000	4456959.200487	239907.274630
+120162.200000	4456957.273652	239907.622132
+120162.300000	4456954.540482	239902.502414
+120162.400000	4456955.580925	239903.364502
+120162.500000	4456957.514746	239899.458023
+120162.600000	4456958.656331	239898.715861
+120162.700000	4456958.354828	239895.393729
+120162.800000	4456962.390399	239889.789474
+120162.900000	4456964.551901	239892.607949
+120163.000000	4456967.376279	239889.089266
+120163.100000	4456965.703204	239887.229394
+120163.200000	4456967.111943	239882.290160
+120163.300000	4456969.187084	239880.261889
+120163.400000	4456969.341311	239880.322237
+120163.500000	4456975.180300	239877.921296
+120163.600000	4456975.814755	239877.974771
+120163.700000	4456976.131596	239873.726139
+120163.800000	4456976.947476	239875.323400
+120163.900000	4456976.810855	239872.146534
+120164.000000	4456981.191053	239869.705786
+120164.100000	4456981.518528	239867.133615
+120164.200000	4456986.253787	239867.599218
+120164.300000	4456986.068366	239862.523865
+120164.400000	4456988.953419	239865.785618
+120164.500000	4456989.166771	239867.820592
+120164.600000	4456991.006920	239864.156969
+120164.700000	4456990.893923	239861.795060
+120164.800000	4456992.989054	239859.176922
+120164.900000	4456996.074838	239858.147818
+120165.000000	4457000.680077	239859.111152
+120165.100000	4457002.405123	239856.565726
+120165.200000	4457003.059221	239854.559374
+120165.300000	4457004.387823	239855.643008
+120165.400000	4457005.902568	239854.397183
+120165.500000	4457010.326550	239854.199392
+120165.600000	4457011.537584	239854.949232
+120165.700000	4457011.912356	239852.497936
+120165.800000	4457015.257391	239852.450978
+120165.900000	4457016.491537	239854.435972
+120166.000000	4457022.874503	239852.174686
+120166.100000	4457023.554367	239847.343888
+120166.200000	4457024.103816	239850.707706
+120166.300000	4457027.493881	239849.412065
+120166.400000	4457029.239106	239850.628287
+120166.500000	4457031.013009	239848.961713
+120166.600000	4457033.293020	239851.385914
+120166.700000	4457036.893034	239851.711441
+120166.800000	4457037.311525	239851.613057
+120166.900000	4457041.288477	239850.434905
+120167.000000	4457044.650510	239854.389820
+120167.100000	4457040.918202	239851.067042
+120167.200000	4457045.525336	239852.919818
+120167.300000	4457051.049817	239850.496635
+120167.400000	4457049.675657	239857.882257
+120167.500000	4457053.589382	239852.917255
+120167.600000	4457055.430722	239851.677040
+120167.700000	4457059.408201	239856.558171
+120167.800000	4457058.895002	239852.995795
+120167.900000	4457059.763508	239855.168630
+120168.000000	4457060.739499	239855.345804
+120168.100000	4457064.230924	239856.231453
+120168.200000	4457070.361224	239856.901324
+120168.300000	4457072.590124	239855.828808
+120168.400000	4457068.023659	239856.842295
+120168.500000	4457076.320348	239855.290537
+120168.600000	4457076.003659	239859.716452
+120168.700000	4457077.461531	239857.527030
+120168.800000	4457079.673508	239857.514577
+120168.900000	4457085.387933	239856.925187
+120169.000000	4457089.112092	239854.291900
+120169.100000	4457086.120447	239855.627386
+120169.200000	4457089.279559	239856.538801
+120169.300000	4457091.045515	239859.357122
+120169.400000	4457091.771566	239856.747342
+120169.500000	4457097.550892	239856.465985
+120169.600000	4457098.731283	239858.802373
+120169.700000	4457100.901753	239854.725755
+120169.800000	4457104.966876	239857.862626
+120169.900000	4457104.419394	239853.407317
+120170.000000	4457108.260609	239859.438596
+120170.100000	4457108.577284	239857.519858
+120170.200000	4457112.017401	239852.899952
+120170.300000	4457112.496023	239853.393274
+120170.400000	4457117.867954	239853.056530
+120170.500000	4457120.351643	239853.186312
+120170.600000	4457119.971313	239850.085418
+120170.700000	4457122.830842	239850.375712
+120170.800000	4457125.587178	239853.575585
+120170.900000	4457129.010001	239852.937379
+120171.000000	4457130.158116	239850.511207
+120171.100000	4457132.745783	239856.962121
+120171.200000	4457135.168279	239848.077928
+120171.300000	4457138.837845	239848.194879
+120171.400000	4457139.866336	239845.406431
+120171.500000	4457141.518141	239850.614856
+120171.600000	4457146.173806	239849.190594
+120171.700000	4457147.398703	239848.018925
+120171.800000	4457146.913855	239844.913273
+120171.900000	4457152.008107	239850.110308
+120172.000000	4457152.891641	239846.181433
+120172.100000	4457155.336137	239844.828385
+120172.200000	4457157.840374	239843.343901
+120172.300000	4457155.886791	239842.360528
+120172.400000	4457167.919004	239845.081433
+120172.500000	4457160.875639	239846.409987
+120172.600000	4457169.015475	239846.085710
+120172.700000	4457169.959943	239843.587989
+120172.800000	4457172.197942	239841.829633
+120172.900000	4457176.319663	239846.935787
+120173.000000	4457175.919529	239843.526044
+120173.100000	4457179.203001	239839.973978
+120173.200000	4457179.170393	239845.002147
+120173.300000	4457184.525503	239844.485862
+120173.400000	4457184.621891	239845.842085
+120173.500000	4457186.147295	239851.478825
+120173.600000	4457190.188057	239848.565702
+120173.700000	4457189.883199	239847.923703
+120173.800000	4457197.212989	239847.990769
+120173.900000	4457195.517323	239852.023711
+120174.000000	4457198.441306	239850.485105
+120174.100000	4457204.358123	239849.916917
+120174.200000	4457205.459903	239851.521074
+120174.300000	4457208.816050	239852.650118
+120174.400000	4457211.413751	239848.346470
+120174.500000	4457211.741873	239859.301228
+120174.600000	4457213.296056	239858.620262
+120174.700000	4457215.782476	239859.359106
+120174.800000	4457212.207898	239856.078316
+120174.900000	4457217.614780	239861.827414
+120175.000000	4457218.313757	239861.424697
+120175.100000	4457217.212080	239861.015904
+120175.200000	4457222.842156	239863.114720
+120175.300000	4457230.875006	239866.271797
+120175.400000	4457230.572883	239866.392300
+120175.500000	4457230.123739	239866.857770
+120175.600000	4457231.260385	239869.768789
+120175.700000	4457236.571783	239872.897421
+120175.800000	4457238.680895	239871.004111
+120175.900000	4457241.569215	239875.268854
+120176.000000	4457238.947056	239878.652258
+120176.100000	4457244.582139	239876.808114
+120176.200000	4457244.042235	239876.651485
+120176.300000	4457249.299288	239877.925539
+120176.400000	4457251.329284	239876.037605
+120176.500000	4457250.610011	239881.218495
+120176.600000	4457256.535134	239879.068446
+120176.700000	4457257.888112	239878.114184
+120176.800000	4457258.402126	239879.358607
+120176.900000	4457261.568975	239880.125054
+120177.000000	4457265.928099	239887.863021
+120177.100000	4457269.706731	239883.135024
+120177.200000	4457266.279402	239885.715220
+120177.300000	4457269.625438	239883.757972
+120177.400000	4457272.157461	239882.544860
+120177.500000	4457276.915609	239882.654772
+120177.600000	4457279.470124	239880.902758
+120177.700000	4457278.473916	239882.884929
+120177.800000	4457283.877533	239883.869872
+120177.900000	4457281.788305	239886.076474
+120178.000000	4457286.720703	239886.974942
+120178.100000	4457287.184457	239885.595214
+120178.200000	4457292.614957	239882.392676
+120178.300000	4457292.652848	239888.335775
+120178.400000	4457295.384068	239887.532223
+120178.500000	4457294.935635	239887.577956
+120178.600000	4457299.343631	239886.421834
+120178.700000	4457300.338001	239886.109192
+120178.800000	4457302.815693	239885.109357
+120178.900000	4457309.203679	239886.638717
+120179.000000	4457309.618990	239886.910955
+120179.100000	4457309.168659	239886.266203
+120179.200000	4457312.835309	239891.497740
+120179.300000	4457312.827720	239888.828220
+120179.400000	4457321.996383	239890.849396
+120179.500000	4457324.057229	239893.156477
+120179.600000	4457320.556612	239893.928501
+120179.700000	4457322.731987	239893.917169
+120179.800000	4457329.427095	239892.740376
+120179.900000	4457330.183473	239896.200565
+120180.000000	4457329.452413	239899.793773
+120180.100000	4457332.334083	239901.682334
+120180.200000	4457334.909839	239903.135492
+120180.300000	4457332.367172	239899.688379
+120180.400000	4457338.818403	239900.729817
+120180.500000	4457340.013441	239906.386988
+120180.600000	4457342.281795	239910.770155
+120180.700000	4457342.776911	239911.300922
+120180.800000	4457346.731142	239913.830471
+120180.900000	4457348.098903	239912.386515
+120181.000000	4457347.856163	239917.952834
+120181.100000	4457349.026104	239915.354111
+120181.200000	4457351.290533	239916.121515
+120181.300000	4457355.901252	239917.646403
+120181.400000	4457362.038498	239921.398772
+120181.500000	4457360.983432	239919.683743
+120181.600000	4457363.824022	239923.963739
+120181.700000	4457363.842649	239924.326076
+120181.800000	4457362.755185	239925.171859
+120181.900000	4457365.546752	239928.695400
+120182.000000	4457368.772588	239927.764971
+120182.100000	4457372.454729	239927.334016
+120182.200000	4457373.900539	239931.944425
+120182.300000	4457375.830746	239931.505992
+120182.400000	4457375.431044	239937.026337
+120182.500000	4457379.449489	239934.402052
+120182.600000	4457379.147063	239939.390787
+120182.700000	4457382.164342	239942.920448
+120182.800000	4457382.974516	239939.379704
+120182.900000	4457385.834977	239943.310212
+120183.000000	4457389.264210	239938.566065
+120183.100000	4457388.885477	239946.666024
+120183.200000	4457395.257270	239944.669849
+120183.300000	4457394.645548	239948.872768
+120183.400000	4457399.225468	239946.891647
+120183.500000	4457396.698895	239949.184949
+120183.600000	4457397.241013	239955.494254
+120183.700000	4457399.543728	239954.999398
+120183.800000	4457403.044449	239953.302285
+120183.900000	4457403.724317	239959.298277
+120184.000000	4457407.016841	239956.560886
+120184.100000	4457413.117024	239955.186411
+120184.200000	4457409.872594	239958.785885
+120184.300000	4457416.593716	239955.131562
+120184.400000	4457417.248868	239953.844978
+120184.500000	4457418.086645	239958.096536
+120184.600000	4457423.772864	239959.747223
+120184.700000	4457422.162803	239957.452904
+120184.800000	4457425.474756	239957.979782
+120184.900000	4457427.643607	239958.645883
+120185.000000	4457431.819718	239956.060653
+120185.100000	4457434.136792	239959.841868
+120185.200000	4457434.314393	239955.740717
+120185.300000	4457437.834493	239959.957313
+120185.400000	4457437.227486	239956.935666
+120185.500000	4457438.884775	239959.513229
+120185.600000	4457445.181906	239959.202748
+120185.700000	4457446.388346	239964.175925
+120185.800000	4457448.018800	239960.329743
+120185.900000	4457452.713051	239959.673532
+120186.000000	4457454.642308	239958.436692
+120186.100000	4457452.595160	239962.849664
+120186.200000	4457457.309691	239960.797635
+120186.300000	4457456.430227	239960.298086
+120186.400000	4457464.668315	239961.245436
+120186.500000	4457465.066187	239961.365455
+120186.600000	4457466.259113	239961.406603
+120186.700000	4457469.193405	239959.969394
+120186.800000	4457470.291143	239958.665052
+120186.900000	4457473.758896	239960.022636
+120187.000000	4457475.057134	239962.529808
+120187.100000	4457478.374180	239961.780726
+120187.200000	4457481.932551	239963.554285
+120187.300000	4457480.995933	239962.933570
+120187.400000	4457482.626420	239963.359274
+120187.500000	4457481.632291	239965.825110
+120187.600000	4457488.963777	239967.351515
+120187.700000	4457487.280623	239966.554252
+120187.800000	4457489.597627	239968.327618
+120187.900000	4457489.810106	239970.518795
+120188.000000	4457489.124354	239968.144908
+120188.100000	4457494.671365	239969.569506
+120188.200000	4457496.318841	239966.969620
+120188.300000	4457496.877353	239972.238449
+120188.400000	4457497.833333	239972.279123
+120188.500000	4457500.977730	239970.089787
+120188.600000	4457499.016034	239973.871676
+120188.700000	4457503.438323	239972.729847
+120188.800000	4457501.364138	239973.006248
+120188.900000	4457501.746293	239974.701983
+120189.000000	4457504.245834	239971.249978
+120189.100000	4457500.710369	239976.623610
+120189.200000	4457508.103288	239975.300638
+120189.300000	4457504.928743	239974.825232
+120189.400000	4457508.844185	239975.411448
+120189.500000	4457508.862206	239974.140553
+120189.600000	4457505.737614	239977.230167
+120189.700000	4457509.607256	239976.880881
+120189.800000	4457508.603219	239973.365057
+120189.900000	4457509.452983	239975.032208
+120190.000000	4457511.059472	239977.648686
+120190.100000	4457508.244315	239973.445281
+120190.200000	4457512.943207	239977.706614
+120190.300000	4457508.099295	239977.263921
+120190.400000	4457512.591981	239979.363816
+120190.500000	4457513.198926	239981.220468
+120190.600000	4457508.964702	239978.028202
+120190.700000	4457510.218633	239980.828120
+120190.800000	4457512.939774	239979.332815
+120190.900000	4457513.061948	239978.096017
+120191.000000	4457517.896118	239974.944467
+120191.100000	4457511.805544	239978.845093
+120191.200000	4457511.304901	239978.667204
+120191.300000	4457514.565729	239978.064264
+120191.400000	4457512.906943	239975.340643
+120191.500000	4457514.806200	239980.909065
+120191.600000	4457511.662910	239975.847067
+120191.700000	4457511.410179	239977.235174
+120191.800000	4457517.148099	239977.898486
+120191.900000	4457508.409854	239977.249715
+120192.000000	4457514.793859	239978.117250
+120192.100000	4457512.559334	239975.590472
+120192.200000	4457509.908968	239977.108721
+120192.300000	4457510.941232	239979.879654
+120192.400000	4457515.152851	239978.049051
+120192.500000	4457514.568830	239974.833223
+120192.600000	4457513.294279	239979.068249
Index: branch/DUBOIS/sp4a3/sp4a3_kalman.c
===================================================================
--- branch/DUBOIS/sp4a3/sp4a3_kalman.c	(nonexistent)
+++ branch/DUBOIS/sp4a3/sp4a3_kalman.c	(revision 541)
@@ -0,0 +1,194 @@
+//  Pour compiler : gcc sp4a3_kalman.c  -lm
+
+#include <stdlib.h>
+#include <stdio.h>
+#include <math.h>
+
+#include "sp4a3_kalman_extra.h"
+
+
+void Add_Mat_Mat(int na,int ma,double A[na][ma],int nb,int mb,double b[nb][mb], double out[na][ma]){
+
+}
+
+void Inverse_Mat_22(int n,int m,double A[n][m],double B[n][m]){
+
+}
+
+void Transpose_Mat(int n,int m,double A[n][m],double R[m][n]){
+	int i,j;
+	for (i=0;i<n;i++)
+		for (j=0;j<m;j++)
+			R[j][i]=A[i][j];
+}
+
+void Sub_Mat_Mat(int na,int ma,double A[na][ma],int nb,int mb,double b[nb][mb], double out[na][ma]){
+
+}
+
+void Mul_Mat_Mat(int na,int ma,double A[na][ma], int nb,int mb,double B[nb][mb], double out[na][mb]){
+
+}
+
+
+
+void tests_unitaires(void){
+	//Matrices d'entrée
+	double T21a[2][1]={{7},{-5}};
+	double T21b[2][1]={{-3},{46}};
+	double T22a[2][2]={{12,78},{-5,13}};
+	double T22b[2][2]={{-25,36},{7,42}};
+	double T24[2][4]={{7,-71,-12,3},{41,123,-5,10}};
+	double T41a[4][1]={{45},{-123},{-78},{-410}};
+	double T41b[4][1]={{-10},{45},{27},{-9}};
+	double T42a[4][2]={{-73,45},{10,12},{-41,-35},{8,-23}};
+	double T44a[4][4]={{1,2,7,4},{6,5,7,8},{9,8,7,6},{5,4,3,2}};
+	double T44b[4][4]={{12,13,14,15},{21,22,23,40},{78,45,12,3},{54,10,12,47}};
+
+	//Matrices résultat
+	double R21[2][1],R22[2][2],R24[2][4],R41[4][1],R42[4][2],R44[4][4];
+
+	//Matrices de validation
+	double RST21[2][1]={{10},{-51}};
+	double RInvT22[2][2]={{0.02380952380952381,-0.1428571428571428},{0.009157509157509158,0.02197802197802198}};
+	double RAT22[2][2]={{-13,114},{2,55}};
+	double RTT24[4][2]={{7,41},{-71,123},{-12,-5},{3,10}};
+	double RMT24T41[2][1]={{8754},{-16994}};
+	double RMT24T42[2][2]={{-705,-186},{-1478,3266}};
+	double RMT24T44[2][4]={{-512,-425,-523,-606},{784,697,1143,1138}};
+	double RAT41[4][1]={{35},{-78},{-51},{-419}};
+	double RMT42T21[4][1]={{-736},{10},{-112},{171}};
+	double RMT42T22[4][2]={{-1101,-5109},{60,936},{-317,-3653},{211,325}};
+	double RMT42T24[4][4]={{1334,10718,651,231},{562,766,-180,150},{-1722,-1394,667,-473},{-887,-3397,19,-206}};
+	double RTT44[4][4]={{1,6,9,5},{2,5,8,4},{7,7,7,3},{4,8,6,2}};
+	double RMT44T41[4][1]={{-2387},{-4171},{-3585},{-1321}};
+	double RMT44T42[4][2]={{-308,-268},{-611,-99},{-816,118},{-432,122}};
+	double RAT44[4][4]={{13,15,21,19},{27,27,30,48},{87,53,19,9},{59,14,15,49}};
+	double RST44[4][4]={{-11,-11,-7,-11},{-15,-17,-16,-32},{-69,-37,-5,3},{-49,-6,-9,-45}};
+	double RMT44T44[4][4]={{816,412,192,304},{1155,583,379,687},{1146,668,466,758},{486,308,222,338}};
+
+	printf("Execution des tests unitaires.\n");
+	Transpose_Mat(2,4,T24,R42);		if (!Equal_Mat_Mat(RTT24,R42)) 		error("Erreur calcul Transposition 2x4");
+	Transpose_Mat(4,4,T44a,R44);	if (!Equal_Mat_Mat(RTT44,R44)) 		error("Erreur calcul Transposition 4x4");
+	Inverse_Mat_22(2,2,T22a,R22);	if (!Equal_Mat_Mat(RInvT22,R22)) 	error("Erreur calcul Inversion 2x2");
+	Add_Mat_Mat(2,2,T22a,2,2,T22b,R22);	if (!Equal_Mat_Mat(RAT22,R22)) 		error("Erreur calcul Addition 2x2");
+	Add_Mat_Mat(4,4,T44a,4,4,T44b,R44);	if (!Equal_Mat_Mat(RAT44,R44)) 		error("Erreur calcul Addition 4x4");
+	Add_Mat_Mat(4,1,T41a,4,1,T41b,R41);	if (!Equal_Mat_Mat(RAT41,R41)) 		error("Erreur calcul Addition 4x1");
+	Sub_Mat_Mat(2,1,T21a,2,1,T21b,R21);	if (!Equal_Mat_Mat(RST21,R21)) 		error("Erreur calcul Soustraction 2x1");
+	Sub_Mat_Mat(4,4,T44a,4,4,T44b,R44);	if (!Equal_Mat_Mat(RST44,R44)) 		error("Erreur calcul Soustraction 4x4");
+	Mul_Mat_Mat(4,4,T44a,4,4,T44b,R44);	if (!Equal_Mat_Mat(RMT44T44,R44)) 	error("Erreur calcul Multiplication 4x4 4x4");
+	Mul_Mat_Mat(4,4,T44a,4,1,T41a,R41);	if (!Equal_Mat_Mat(RMT44T41,R41)) 	error("Erreur calcul Multiplication 4x4 4x1");
+	Mul_Mat_Mat(4,4,T44a,4,2,T42a,R42);	if (!Equal_Mat_Mat(RMT44T42,R42)) 	error("Erreur calcul Multiplication 4x4 4x2");
+	Mul_Mat_Mat(4,2,T42a,2,1,T21a,R41);	if (!Equal_Mat_Mat(RMT42T21,R41)) 	error("Erreur calcul Multiplication 4x2 2x1");
+	Mul_Mat_Mat(4,2,T42a,2,2,T22a,R42);	if (!Equal_Mat_Mat(RMT42T22,R42)) 	error("Erreur calcul Multiplication 4x2 2x2");
+	Mul_Mat_Mat(4,2,T42a,2,4,T24,R44);	if (!Equal_Mat_Mat(RMT42T24,R44)) 	error("Erreur calcul Multiplication 4x2 2x4");
+	Mul_Mat_Mat(2,4,T24,4,1,T41a,R21);	if (!Equal_Mat_Mat(RMT24T41,R21)) 	error("Erreur calcul Multiplication 2x4 4x1");
+	Mul_Mat_Mat(2,4,T24,4,2,T42a,R22);	if (!Equal_Mat_Mat(RMT24T42,R22)) 	error("Erreur calcul Multiplication 2x4 4x2");
+	Mul_Mat_Mat(2,4,T24,4,4,T44a,R24);	if (!Equal_Mat_Mat(RMT24T44,R24)) 	error("Erreur calcul Multiplication 2x4 4x4");
+	printf("Test unitaires OK.\n");
+}
+
+int main(int argc,char **argv){
+
+	tests_unitaires();
+
+	FILE* fichier = fopen("pos_t_x_y.dat","r");
+	if (fichier == NULL)
+        error("Impossible d'ouvrir le fichier GPGGA_data.dat");
+
+    FILE * Fout = Fout = fopen("output.dat","w");
+	if (fichier == NULL)
+        error("Impossible d'ouvrir le fichier output.dat");
+
+	printf("Kalman\n");
+	double t = 0;
+	double t0,x0,y0;
+	double x,y;
+	double oldx,oldy;
+	double dx=0,dy=0,dt=0.1;
+	int cpt = 0;
+
+	// kalman param
+	double sigma_etat = 10.0;
+	double sigma_observation = 2.0;
+	double X[4][1] = {{0},{0},{0},{0}};
+
+	double P[4][4] = 	{{sigma_etat*sigma_etat, 0, 0, 0},
+						 {0, sigma_etat*sigma_etat, 0, 0},
+						 {0, 0, 0, 0},
+						 {0, 0, 0, 0}};
+
+	double Q[4][4] =	{{0, 0, 0, 0},
+						 {0, 0, 0, 0},
+						 {0, 0, 0.1, 0},
+						 {0, 0, 0, 0.1}};
+
+	double R[2][2] = 	{{sigma_observation*sigma_observation, 0},
+						 {0 , sigma_observation*sigma_observation}};
+
+	double K[4][2];
+	double H[2][4] = 	{{1, 0, 0, 0},
+						 {0, 1, 0, 0}};
+	double HT[4][2];
+	Transpose_Mat(2,4,H,HT);
+
+	double F[4][4] =	{{1, 0, dt, 0},
+						 {0, 1, 0, dt},
+						 {0, 0, 1, 0},
+						 {0, 0, 0, 1}};
+	double FT[4][4];
+	Transpose_Mat(4,4,F,FT);
+
+	while(fscanf(fichier, "%lf %lf %lf", &t, &x, &y)>0){
+		printf("-------------%04d--------------\n",cpt);
+
+		if (cpt ==0)
+		{
+			t0=t;x0=x;y0=y;
+			x=x-x0;y=y-y0;
+			Plot_Mat(F,"F = ");
+			Plot_Mat(H,"H = ");
+			Plot_Mat(R,"R = ");
+		}
+		else
+		{
+			t -= t0;x -= x0;y -= y0;
+
+			debug=0; ///Mettre à 1 pour afficher les matrices.
+			///Ajouter votre code ci-dessous///
+			// Kalman
+
+			// X = F*X
+			Plot_Mat(X," X(k+1|k) = ");
+
+			//P = F*P*F'+Q;
+			Plot_Mat(P,"P(k+1|k) = F.P(k|k).FT + Q = ");
+
+			// K = P*H' / ( H*P*H' + R);
+			Plot_Mat(K,"K = ");
+
+			//X = X + K*([xb(i);yb(i)]-H*X);
+			//Plot_Mat(Delta,"DELTA = Obs - H.X(k+1|k)");
+            Plot_Mat(X," X(k+1|k+1) = X(k+1|k) + K.Delta = ");
+
+			// P = P - K*H*P;
+            Plot_Mat(P," P(k+1|k+1) = P(k+1|k) - K.H.P(k+1|k) = ");
+
+			/// La matrice X doit contenir la position filtrée ///
+		}
+		t = cpt * dt;
+		dx = (x - oldx)/dt;
+		dy = (y - oldy)/dt;
+		fprintf(Fout,"%f\t%f\t%f\t%f\t%f\t%f\t%f\t%f\t%f\n",t,x,y,sqrt(dx*dx+dy*dy)*dt,X[0][0],X[1][0],X[2][0],X[3][0],sqrt(X[2][0]*X[2][0]+X[3][0]*X[3][0])*dt);
+		oldx = x;
+		oldy = y;
+		cpt ++;
+	}
+	fclose(Fout);
+	fclose(fichier);
+
+	system ("gnuplot -p -e \"plot 'output.dat' u 5:6 w l, '' u 2:3 w l\";");
+	system ("gnuplot -p -e \"plot 'output.dat' u 1:9 w l, '' u 1:4 w l\";");
+	system ("gnuplot -p -e \"plot 'vitesse_reelle.dat' u 2 w l, 'output.dat' u 9 w l\";");
+	return 0;
+}
