Révision 780
Ajouté par megoutteno il y a presque 4 ans
| SP4c12.c | ||
|---|---|---|
|
/* This file is generated by Renesas Project Generator (Ver.4.18). */
|
||
|
/* NOTE:THIS IS A TYPICAL EXAMPLE. */
|
||
|
/***********************************************************************/
|
||
|
#include "sfr32c87.h"
|
||
|
|
||
|
|
||
|
void uart0_init(void) ;
|
||
|
void uart0_tx(char c) ;
|
||
|
// char uart0_rx(void) ;
|
||
|
|
||
|
+
+
+
|
||
|
void main(void)
|
||
|
{
|
||
|
uart0_init();
|
||
|
while(1)
|
||
|
{
|
||
|
uart0_tx('a');
|
||
|
}
|
||
|
|
||
|
}
|
||
|
void uart0_init(void)
|
||
|
{
|
||
|
pd6_1=0;
|
||
|
pd6_2=0;
|
||
|
ps0_1=0;
|
||
|
ps0_2=0;
|
||
|
ps0_3=1;
|
||
|
|
||
|
smd0_u0mr=1;
|
||
|
smd1_u0mr=0; // interface 8bits
|
||
|
smd2_u0mr=1;
|
||
|
ckdir_u0mr=0; // clock interne
|
||
|
stps_u0mr=0; // 1 bit de stop
|
||
|
prye_u0mr=0; // d?sactivation de la parit?
|
||
|
iopol_u0mr=0; // aucune commutation de polarit?
|
||
|
|
||
|
u0smr=0x00;
|
||
|
u0smr2=0x00;
|
||
|
u0smr3=0x00;
|
||
|
u0smr4=0x00;
|
||
|
|
||
|
clk0_u0c0=1; // division la fr?quence par 8
|
||
|
clk1_u0c0=0;
|
||
|
nch_u0c0=0; // cmos
|
||
|
crs_u0c0 = 0;
|
||
|
crd_u0c0 = 0;
|
||
|
|
||
|
|
||
|
u0brg =0x20;
|
||
|
|
||
|
te_u0c1 = 0;
|
||
|
re_u0c1 = 0;
|
||
|
|
||
|
|
||
|
}
|
||
|
void uart0_tx(char c)
|
||
|
{
|
||
|
te_u0c1=1;
|
||
|
crs_u0c0=0;
|
||
|
crd_u0c0= 1;
|
||
|
|
||
|
u0tb=c;
|
||
|
te_u0c1=0;
|
||
|
|
||
|
}
|
||
Formats disponibles : Unified diff
Realisation de la fonction init et le de but de transmission