Révision 786
Ajouté par lefraisse il y a presque 4 ans
| SP4c12.c | ||
|---|---|---|
|
/* This file is generated by Renesas Project Generator (Ver.4.18). */
|
||
|
/* NOTE:THIS IS A TYPICAL EXAMPLE. */
|
||
|
/***********************************************************************/
|
||
|
#include "sfr32c87.h"
|
||
|
|
||
|
void uart0_init(void);
|
||
|
void uart0_tx(char c);
|
||
|
char uart0_rx(void);
|
||
|
|
||
|
void main(void)
|
||
|
{
|
||
|
uart0_init();
|
||
|
while(1){
|
||
|
uart0_tx('o');
|
||
|
//uart0_rx();
|
||
|
}
|
||
|
}
|
||
|
|
||
|
void uart0_init(void){
|
||
|
pd6_1=0;
|
||
|
pd6_2=0;
|
||
|
ps0_1=0;
|
||
|
ps0_2=0;
|
||
|
ps0_3=1;
|
||
|
u0mr=0x05;
|
||
|
|
||
|
//Initialisaton du Registre U0SMR
|
||
|
u0smr = 0x00;
|
||
|
u0smr2 = 0x00;
|
||
|
u0smr3 = 0x00;
|
||
|
u0smr4 = 0x00;
|
||
|
|
||
|
//Initialisaton du Registre U0C0
|
||
|
clk1_u0c0 = 0;
|
||
|
clk0_u0c0 = 1;
|
||
|
crs_u0c0 = 1;
|
||
|
crd_u0c0 = 1;
|
||
|
nch_u0c0 = 0;
|
||
|
ckpol_u0c0 = 0;
|
||
|
uform_u0c0 = 0;
|
||
|
|
||
|
//Initialisaton du Registre U0BRG
|
||
|
u0brg = 0x20;
|
||
|
|
||
|
//Initialisaton du Registre U0C1
|
||
|
te_u0c1 = 0;
|
||
|
re_u0c1 = 0;
|
||
|
//uoirs_u0c1 = 0;
|
||
|
u0rrm_u0c1 = 0;
|
||
|
u0lch_u0c1 = 0;
|
||
|
sclkstpb_u0c1 = 0;
|
||
|
|
||
|
//Initialisaton du Registre S0TIC
|
||
|
ilvl0_s0tic = 0;
|
||
|
ilvl1_s0tic = 0;
|
||
|
ilvl2_s0tic = 0;
|
||
|
ir_s0tic = 0;
|
||
|
|
||
|
//Initialisaton du Registre S0RIC
|
||
|
ilvl0_s0ric = 0;
|
||
|
ilvl1_s0ric = 0;
|
||
|
ilvl2_s0ric = 0;
|
||
|
ir_s0ric = 0;
|
||
|
|
||
|
}
|
||
|
|
||
|
void uart0_tx(char c){
|
||
|
//Bits TE et RE ? 1 (condition pour la transmission et la r?ception)
|
||
|
te_u0c1=1;
|
||
|
crd_u0c0=1;
|
||
|
crs_u0c0=0;
|
||
|
u0tb=c;
|
||
|
te_u0c1=0;
|
||
|
}
|
||
|
|
||
|
//void uart0_rx((void){
|
||
|
//while (u0c1_ri=0){
|
||
|
// return u0rb;
|
||
|
//}
|
||
|
//}
|
||
Formats disponibles : Unified diff
Vérification de l'arrivée des caractères