Révision 778
Ajouté par Romain CHAMBELLON il y a presque 4 ans
| branch/CHAMBELLON/sp4c12/TPSP4c1/TPSP4c1/DefaultSession.hsf | ||
|---|---|---|
|
0
|
||
|
[WINDOW_POSITION_STATE_DATA_VD1]
|
||
|
"Help" "TOOLBAR 0" 59419 1 5 "0.00" 0 0 0 0 0 17 0 "" "0.0"
|
||
|
"{WK_00000001_CmdLine}" "WINDOW" 59422 0 1 "0.33" 180 0 0 350 200 17 0 "32771|32772|32778|<<separator>>|32773|32774|<<separator>>|32820|<<separator>>|32801|32824" "0.0"
|
||
|
"{WK_00000001_CmdLine}" "WINDOW" 59422 0 1 "0.25" 180 0 0 350 200 17 0 "32771|32772|32778|<<separator>>|32773|32774|<<separator>>|32820|<<separator>>|32801|32824" "0.0"
|
||
|
"{WK_00000001_OUTPUT}" "WINDOW" 59422 0 0 "1.00" 180 534 287 350 200 18 0 "36756|36757|36758|36759|<<separator>>|36746|36747|<<separator>>|39531|<<separator>>|39500|39534|<<separator>>|36687" "0.0"
|
||
|
"{WK_00000002_WORKSPACE}" "WINDOW" 59420 0 0 "1.00" 180 534 287 350 200 18 0 "" "0.0"
|
||
|
"{WK_TB00000001_STANDARD}" "TOOLBAR 0" 59419 0 2 "0.00" 0 0 0 0 0 18 0 "" "0.0"
|
||
| ... | ... | |
|
[WINDOW_POSITION_STATE_DATA_VD3]
|
||
|
[WINDOW_POSITION_STATE_DATA_VD4]
|
||
|
[WINDOW_Z_ORDER]
|
||
|
"D:\TP_SP4_CHAMBELLON\sp4c12\TPSP4c1\TPSP4c1\uart0.c"
|
||
|
"D:\TP_SP4_CHAMBELLON\sp4c12\TPSP4c1\TPSP4c1\TPSP4c1.c"
|
||
|
"D:\TP_SP4_CHAMBELLON\sp4c12\TPSP4c1\TPSP4c1\uart0.h"
|
||
|
"D:\TP_SP4_CHAMBELLON\sp4c12\TPSP4c1\TPSP4c1\uart0.c"
|
||
|
[TARGET_NAME]
|
||
|
"" "" 1398362941
|
||
|
[STATUSBAR_STATEINFO_VD1]
|
||
| branch/CHAMBELLON/sp4c12/TPSP4c1/TPSP4c1/uart0.c | ||
|---|---|---|
|
|
||
|
|
||
|
|
||
|
void uart0_init(void)
|
||
|
void uart0_init(void) {
|
||
|
|
||
|
void uart0_tx(char c)?
|
||
|
ILVL0 = 0; // interrupt disabled
|
||
|
ILVL1 = 0;
|
||
|
ILVL2 = 0;
|
||
|
|
||
|
// UiMR register p240
|
||
|
|
||
|
smd2_u0mr = 1;
|
||
|
smd1_u0mr = 0;
|
||
|
smd0_u0mr = 1;
|
||
|
ckdir_u0mr = 0;
|
||
|
stps_u0mr = 0
|
||
|
pry_u0mr = 0;
|
||
|
prye_u0mr = 0;
|
||
|
iopol_u0mr = 0;
|
||
|
|
||
|
// UiSMR register p241
|
||
|
|
||
|
u0smr = 00h;
|
||
|
u0smr2 = 00h;
|
||
|
u0smr3 = 00h;
|
||
|
u0smr4 = 00h;
|
||
|
|
||
|
//UiC0 register p245
|
||
|
|
||
|
clk1_u0c0 = 0;
|
||
|
clk0_u0c0 = 1;
|
||
|
crs_u0c0 = 0;
|
||
|
crd_u0c0 = 1;
|
||
|
nch_u0c0 = 0;
|
||
|
ckpol_u0c0 = 0;
|
||
|
uform_u0c0 = 0;
|
||
|
|
||
|
// UiBRG register p246
|
||
|
|
||
|
u0brg = 1Fh;
|
||
|
|
||
|
//Uic1 register p246
|
||
|
|
||
|
te_u0c1 = 0;
|
||
|
re_u0c1 = 0;
|
||
|
u0irs_u0c1 = 1;
|
||
|
u0rrm_u0c1 = 0;
|
||
|
u0lch_u0c1 = 0;
|
||
|
b7_u0c1 = 0;
|
||
|
|
||
|
//SiTIC register p138
|
||
|
ilvl2_s0tic = 0;
|
||
|
ilvl1_s0tic = 0;
|
||
|
ilvl0_s0tic = 0;
|
||
|
ir_s0tic = 0;
|
||
|
|
||
|
//SiRIC register p138
|
||
|
ilvl2_s0ric = 0;
|
||
|
ilvl1_s0ric = 0;
|
||
|
ilvl0_s0ric = 0;
|
||
|
ir_s0ric = 0;
|
||
|
|
||
|
|
||
|
|
||
|
|
||
|
|
||
|
|
||
|
}
|
||
|
|
||
|
|
||
|
void uart0_tx(char c)?{
|
||
|
|
||
|
|
||
|
|
||
|
}
|
||
|
|
||
|
char uart0_rx(void)
|
||
Formats disponibles : Unified diff
Fin séance TPsp4c1