root/branch/gresset/sp4c12/SP4C12/SP4C12.c @ 808
| 722 | begresset | /***********************************************************************/
|
|
/* */
|
|||
/* FILE :SP4C12.c */
|
|||
/* DATE :Wed, Jun 02, 2021 */
|
|||
/* DESCRIPTION :main program file. */
|
|||
/* CPU GROUP :87B */
|
|||
/* */
|
|||
/* This file is generated by Renesas Project Generator (Ver.4.18). */
|
|||
/* NOTE:THIS IS A TYPICAL EXAMPLE. */
|
|||
/***********************************************************************/
|
|||
#include "sfr32c87.h"
|
|||
| 808 | begresset | void init_led(void){
|
|
pd1=0b11111111;
|
|||
p1=0b00000000;
|
|||
}
|
|||
| 722 | begresset | void uart0_init(void){
|
|
| 808 | begresset | ||
| 722 | begresset | u0mr=0b00000101;
|
|
| 726 | begresset | u0brg=0b00100000;
|
|
| 808 | begresset | u0c0=0b00001001;
|
|
u0c1=0b00010101;
|
|||
pd6_0=0;
|
|||
pd6_1=0;
|
|||
pd6_2=0;
|
|||
pd6_3=1;
|
|||
ps0_0=0;
|
|||
ps0_1=0;
|
|||
ps0_2=0;
|
|||
ps0_3=1;
|
|||
| 722 | begresset | }
|
|
| 726 | begresset | void uart0_tx(char c){
|
|
| 808 | begresset | while (ti_u0c1!=1);
|
|
u0tb=c;
|
|||
| 726 | begresset | }
|
|
| 722 | begresset | ||
| 808 | begresset | ||
char uart0_rx(){
|
|||
while (ri_u0c1!=0);
|
|||
return u0rb;
|
|||
}
|
|||
char buffer[128]=0, trame[]="$GPGGA*";
|
|||
//Test de uart0_rx() :
|
|||
| 722 | begresset | void main(void)
|
|
{
|
|||
| 808 | begresset | int etat=0, i=0;
|
|
| 726 | begresset | uart0_init();
|
|
| 808 | begresset | init_led();
|
|
if((trame[i])=='$'){
|
|||
p1=0xff;
|
|||
while((trame[i])!='*'){
|
|||
buffer[i]=trame[i];
|
|||
i++;
|
|||
}
|
|||
}
|
|||
if((uart0_rx())=='*'){
|
|||
p1=0x0f;
|
|||
}
|
|||
}
|
|||
//Affiche l'alphabet en continu
|
|||
/*void main(void)
|
|||
{
|
|||
char c='A';
|
|||
int i;
|
|||
uart0_init();
|
|||
while(1){
|
|||
i=0;
|
|||
while (i<26){
|
|||
uart0_tx(c+i);
|
|||
i++;
|
|||
}
|
|||
| 726 | begresset | }
|
|
| 808 | begresset | }*/
|